{"id":"https://openalex.org/W4200272275","doi":"https://doi.org/10.1109/asicon52560.2021.9620237","title":"A 12-bit 800MS/s pipelined A/D converter","display_name":"A 12-bit 800MS/s pipelined A/D converter","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200272275","doi":"https://doi.org/10.1109/asicon52560.2021.9620237"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620237","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100324817","display_name":"Haoran Wang","orcid":"https://orcid.org/0000-0001-9957-5469"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoran Wang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084959547","display_name":"Fule Li","orcid":"https://orcid.org/0000-0002-7341-7240"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fule Li","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.4833,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62481625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6714703440666199},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6564103364944458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5839537978172302},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4925559163093567},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.48231983184814453},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45078176259994507},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44783639907836914},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40135231614112854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35381078720092773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21166527271270752}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6714703440666199},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6564103364944458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5839537978172302},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4925559163093567},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.48231983184814453},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45078176259994507},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44783639907836914},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40135231614112854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35381078720092773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21166527271270752},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620237","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320330357","display_name":"Tsinghua Initiative Scientific Research Program","ror":null},{"id":"https://openalex.org/F4320337495","display_name":"Technology Development","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1532858935","https://openalex.org/W1990536608","https://openalex.org/W2075886929","https://openalex.org/W2102252821","https://openalex.org/W2111708953"],"related_works":["https://openalex.org/W2411923897","https://openalex.org/W4394546135","https://openalex.org/W4285347720","https://openalex.org/W3014521742","https://openalex.org/W4200259850","https://openalex.org/W1911569504","https://openalex.org/W1859921603","https://openalex.org/W1571481168","https://openalex.org/W4283748689","https://openalex.org/W2085813843"],"abstract_inverted_index":{"Pipelined":[0],"A/D":[1],"converter":[2],"is":[3,32,51,62,90],"widely":[4],"used":[5],"in":[6,26,53,74],"high":[7,42],"speed":[8],"applications.":[9],"In":[10],"this":[11,98],"paper,":[12],"a":[13,19,27,45,48,85],"12-bit":[14],"800-Msample/s":[15],"pipelined":[16,58,99],"ADC":[17,100],"with":[18,41,47,64,106],"differential":[20],"input":[21,108],"voltage":[22,76],"of":[23,37,56,83,96,104],"1.6Vpp":[24],"implemented":[25],"55-nm":[28],"LL":[29],"CMOS":[30],"process":[31],"presented.":[33],"For":[34],"the":[35,54,57,72,75,80,93],"purpose":[36],"obtaining":[38],"fine":[39],"performance":[40],"frequencies":[43],"input,":[44],"SHA":[46],"flip-around":[49],"structure":[50],"employed":[52],"front-end":[55],"ADC.":[59],"This":[60],"design":[61],"finished":[63],"comprehensive":[65],"consideration":[66],"includes":[67],"speed,":[68],"parasitic,":[69],"area,":[70],"and":[71],"distribution":[73],"domain.":[77],"To":[78],"shift":[79],"different":[81],"levels":[82],"voltage,":[84],"level-shift":[86],"data":[87],"flip-flop":[88],"(LSDFF)":[89],"used.":[91],"Under":[92],"low-voltage":[94],"supply":[95],"1.5V,":[97],"achieves":[101],"about":[102],"64.8dB":[103],"SNDR":[105],"1496MHz":[107],"at":[109],"800MS/s.":[110]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}