{"id":"https://openalex.org/W3005529015","doi":"https://doi.org/10.1109/asicon47005.2019.8983649","title":"Advanced Reliability-Aware Verification for Robust Circuit Design","display_name":"Advanced Reliability-Aware Verification for Robust Circuit Design","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005529015","doi":"https://doi.org/10.1109/asicon47005.2019.8983649","mag":"3005529015"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046382906","display_name":"Joddy Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joddy Wang","raw_affiliation_strings":["Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc.,Mountain View,CA,USA,94043","Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc.,Mountain View,CA,USA,94043","institution_ids":["https://openalex.org/I4210088951","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951","https://openalex.org/I117023288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044435315","display_name":"Frank Lee","orcid":"https://orcid.org/0000-0001-8169-3440"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Lee","raw_affiliation_strings":["Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc.,Mountain View,CA,USA,94043","Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc.,Mountain View,CA,USA,94043","institution_ids":["https://openalex.org/I4210088951","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Analog and Mixed-Signal Simulation, Design Group. Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951","https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5046382906"],"corresponding_institution_ids":["https://openalex.org/I117023288","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20493086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9797999858856201,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7769323587417603},{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.6659481525421143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6573382616043091},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6212673783302307},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6185786128044128},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5393286943435669},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.49648529291152954},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.47976312041282654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.475536584854126},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.469463974237442},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41282832622528076},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.37767425179481506},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3246285915374756},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3079715073108673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2244493067264557},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19938623905181885}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7769323587417603},{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.6659481525421143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6573382616043091},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6212673783302307},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6185786128044128},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5393286943435669},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.49648529291152954},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.47976312041282654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.475536584854126},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.469463974237442},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41282832622528076},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.37767425179481506},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3246285915374756},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3079715073108673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2244493067264557},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19938623905181885},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2102295724","https://openalex.org/W2007694591","https://openalex.org/W2114942185","https://openalex.org/W2071520186","https://openalex.org/W4242383160","https://openalex.org/W2108010191","https://openalex.org/W2154989823","https://openalex.org/W14579210","https://openalex.org/W2132643932","https://openalex.org/W3005529015"],"abstract_inverted_index":{"IC":[0,19],"designs":[1],"are":[2],"expanding":[3],"from":[4],"consumer":[5],"application":[6],"centric":[7],"(mobile)":[8],"into":[9],"automotive,":[10],"server":[11],"and":[12,38,43,64],"infrastructure":[13],"market":[14],"which":[15],"require":[16],"longer":[17],"lifetime.":[18],"designers":[20],"must":[21],"contend":[22],"with":[23,27],"advanced":[24],"circuit":[25],"complexity":[26],"stringent":[28],"requirements":[29],"on":[30,60],"performance,":[31],"low":[32],"power,":[33],"design":[34,63],"robustness":[35],"for":[36,67],"safety":[37],"reliability":[39,62],"such":[40],"as":[41],"electromigration":[42],"device":[44],"aging.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"will":[50],"discuss":[51],"the":[52],"latest":[53],"Synopsys'":[54],"analog":[55],"mixed-signal":[56],"simulation":[57],"(AMS)":[58],"solution":[59],"simulation-based":[61],"verification":[65],"targeted":[66],"robust":[68],"design.":[69]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}