{"id":"https://openalex.org/W3004614828","doi":"https://doi.org/10.1109/asicon47005.2019.8983631","title":"Design of Aging Detection Sensor Based on Voltage Comparison","display_name":"Design of Aging Detection Sensor Based on Voltage Comparison","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3004614828","doi":"https://doi.org/10.1109/asicon47005.2019.8983631","mag":"3004614828"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100600653","display_name":"Haiming Zhang","orcid":"https://orcid.org/0000-0002-8170-2586"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Haiming Zhang","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Ningbo University,Ningbo,China,315211","Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University,Ningbo,China,315211","institution_ids":["https://openalex.org/I109935558"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106892182","display_name":"Pengjun Wang","orcid":"https://orcid.org/0000-0002-1461-3719"},"institutions":[{"id":"https://openalex.org/I146620803","display_name":"Wenzhou University","ror":"https://ror.org/020hxh324","country_code":"CN","type":"education","lineage":["https://openalex.org/I146620803"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengjun Wang","raw_affiliation_strings":["College of Mathematics, Physics and Electronic Information Engineering, Wenzhou University,Wenzhou,China,325035","College of Mathematics, Physics and Electronic Information Engineering, Wenzhou University, Wenzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Mathematics, Physics and Electronic Information Engineering, Wenzhou University,Wenzhou,China,325035","institution_ids":["https://openalex.org/I146620803"]},{"raw_affiliation_string":"College of Mathematics, Physics and Electronic Information Engineering, Wenzhou University, Wenzhou, China","institution_ids":["https://openalex.org/I146620803"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108046742","display_name":"Yuejun Zhang","orcid":"https://orcid.org/0000-0003-1132-6332"},"institutions":[{"id":"https://openalex.org/I4210132990","display_name":"State Key Laboratory of Cryptology","ror":"https://ror.org/02pn5rj08","country_code":"CN","type":"government","lineage":["https://openalex.org/I4210132990"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuejun Zhang","raw_affiliation_strings":["State Key Laboratory of Cryptology,P. O. Box 5159, Beijing,China,100878","State Key Laboratory of Cryptology, P. O. Box 5159, Beijing, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Cryptology,P. O. Box 5159, Beijing,China,100878","institution_ids":["https://openalex.org/I4210132990"]},{"raw_affiliation_string":"State Key Laboratory of Cryptology, P. O. Box 5159, Beijing, China","institution_ids":["https://openalex.org/I4210132990"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101976074","display_name":"Yunfei Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunfei Yu","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Ningbo University,Ningbo,China,315211","Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University,Ningbo,China,315211","institution_ids":["https://openalex.org/I109935558"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100600653"],"corresponding_institution_ids":["https://openalex.org/I109935558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1618585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9506000280380249,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9506000280380249,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9422000050544739,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.933899998664856,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6454789638519287},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5476486086845398},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5425352454185486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.537719190120697},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5340449213981628},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5129899382591248},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4800042510032654},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47107023000717163},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4445365071296692},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4137454628944397},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26949867606163025},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21598538756370544}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6454789638519287},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5476486086845398},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5425352454185486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.537719190120697},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5340449213981628},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5129899382591248},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4800042510032654},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47107023000717163},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4445365071296692},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4137454628944397},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26949867606163025},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21598538756370544},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2184891559","https://openalex.org/W4248403691"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W3125011624","https://openalex.org/W1508631387","https://openalex.org/W2370917603","https://openalex.org/W2952760143","https://openalex.org/W2017776670","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"With":[0],"the":[1,8,22,45,52,61,68,72,77,87,92,96,100,104,111,116,121,129],"shrink":[2],"of":[3,24,48,106,124],"integrated":[4,17],"chip":[5,18],"process":[6],"size,":[7],"circuit":[9,35,88],"aging":[10,25,33,49,62,73,90,107],"has":[11,138],"become":[12],"a":[13,81,139],"major":[14],"challenge":[15],"for":[16],"designs.":[19],"Based":[20],"on":[21,38],"research":[23],"detection":[26,34,108,145],"and":[27,64,84,99,136],"voltage":[28,39,82,97],"comparison,":[29],"we":[30],"proposed":[31],"an":[32],"scheme":[36,42],"based":[37],"comparison.":[40],"This":[41],"firstly":[43],"obtains":[44],"deviation":[46],"signal":[47,63,83,98],"module.":[50],"Then,":[51],"quantization":[53],"module":[54,75],"uses":[55],"its":[56],"sampling":[57],"characteristics":[58],"to":[59,143],"acquire":[60],"quantize":[65],"it":[66,137],"by":[67,91],"counter":[69],"unit.":[70],"Finally,":[71],"decision":[74],"converts":[76],"quantized":[78],"data":[79],"into":[80],"determine":[85],"whether":[86],"is":[89,126],"comparison":[93],"result":[94,118],"between":[95],"reference":[101],"voltage.":[102],"Achieving":[103],"design":[105,125],"sensor":[109],"in":[110],"TSMC":[112],"65nm":[113],"CMOS":[114],"process,":[115],"experimental":[117],"suggests":[119],"that":[120],"logic":[122],"function":[123],"correct.":[127],"In":[128],"meanwhile,":[130],"margin":[131],"can":[132],"be":[133],"adjusted":[134],"dynamically":[135],"certain":[140],"flexibility":[141],"compared":[142],"other":[144],"circuits.":[146]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}