{"id":"https://openalex.org/W3005440047","doi":"https://doi.org/10.1109/asicon47005.2019.8983602","title":"A 0.0558-mm<sup>2</sup> 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS","display_name":"A 0.0558-mm<sup>2</sup> 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005440047","doi":"https://doi.org/10.1109/asicon47005.2019.8983602","mag":"3005440047"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100363791","display_name":"Zhigang Li","orcid":"https://orcid.org/0000-0001-7164-1049"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhigang Li","raw_affiliation_strings":["Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100363450","display_name":"Xiaofei Wang","orcid":"https://orcid.org/0000-0001-7731-0339"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaofei Wang","raw_affiliation_strings":["Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052970732","display_name":"Jing Jin","orcid":"https://orcid.org/0000-0003-3584-5559"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Jin","raw_affiliation_strings":["Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Center for Analog/RF Integrated Circuits (CARFIC), School of Microelectronics Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100363791"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16409264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8465253114700317},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7349861860275269},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6690251231193542},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6315301656723022},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5277248620986938},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.47953319549560547},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4720383882522583},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4688946604728699},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.43556082248687744},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.42719998955726624},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.42305341362953186},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.416521281003952},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4162899851799011},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3926440477371216},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38562092185020447},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3742011785507202},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.34943193197250366},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3447338044643402},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3174000382423401},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3148576617240906},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2792486548423767},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25386226177215576},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.1136733889579773}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8465253114700317},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7349861860275269},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6690251231193542},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6315301656723022},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5277248620986938},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.47953319549560547},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4720383882522583},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4688946604728699},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.43556082248687744},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.42719998955726624},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.42305341362953186},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.416521281003952},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4162899851799011},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3926440477371216},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38562092185020447},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3742011785507202},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.34943193197250366},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3447338044643402},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3174000382423401},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3148576617240906},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2792486548423767},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25386226177215576},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1136733889579773},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2169411838","https://openalex.org/W2343944308","https://openalex.org/W2567171447","https://openalex.org/W4300942156","https://openalex.org/W4302418016"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2169622190","https://openalex.org/W2224788396","https://openalex.org/W2143420037","https://openalex.org/W2117814846","https://openalex.org/W2171851068","https://openalex.org/W2496244846","https://openalex.org/W2615366277","https://openalex.org/W849640194","https://openalex.org/W2109769979"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,24,87],"low":[4,32],"power":[5,33,52,80,89],"multi-phase":[6,25,56],"clock":[7,12,57],"generator":[8,13,58],"is":[9,14,38,44,59,69,75,82],"proposed.":[10],"The":[11,54,65,78],"based":[15,45],"on":[16,46],"an":[17],"integer-N":[18],"Phase-Locked":[19],"Loop":[20],"(PLL)":[21],"to":[22],"generate":[23],"non-overlap":[26],"25%":[27],"duty-cycle":[28],"sampling":[29],"clock.":[30],"A":[31],"differential":[34],"ring":[35],"voltage-controlled":[36],"oscillator":[37],"adopted":[39],"and":[40,71],"the":[41,72],"divider":[42],"chain":[43],"CMOS":[47,63],"logic":[48],"circuit":[49],"for":[50],"further":[51],"reduction.":[53],"proposed":[55],"designed":[60],"in":[61],"40-nm":[62],"process.":[64],"output":[66],"frequency":[67],"range":[68],"0.1-0.9GHz":[70],"integrated":[73],"jitter":[74],"within":[76],"0.78\u00b0.":[77],"total":[79],"consumption":[81],"less":[83],"than":[84],"330uW":[85],"with":[86],"1.1V":[88],"supply.":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}