{"id":"https://openalex.org/W3004474204","doi":"https://doi.org/10.1109/asicon47005.2019.8983580","title":"Research on Area Modeling Methodology for FPGA Interconnect Circuits","display_name":"Research on Area Modeling Methodology for FPGA Interconnect Circuits","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3004474204","doi":"https://doi.org/10.1109/asicon47005.2019.8983580","mag":"3004474204"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041398818","display_name":"Yunbing Pang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yunbing Pang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091717826","display_name":"Jiqing Xu","orcid":"https://orcid.org/0000-0001-8177-7994"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiqing Xu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068915961","display_name":"Zhiyin Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyin Lu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963402","display_name":"Zhengjie Li","orcid":"https://orcid.org/0000-0002-2918-2800"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengjie Li","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110839622","display_name":"Yufan Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufan Zhang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5041398818"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49693241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7895748615264893},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7821123600006104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7046509981155396},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6095205545425415},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.42786332964897156},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41734153032302856},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39068925380706787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3092145621776581},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19219902157783508},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12394466996192932},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07283881306648254}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7895748615264893},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7821123600006104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7046509981155396},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6095205545425415},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.42786332964897156},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41734153032302856},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39068925380706787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3092145621776581},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19219902157783508},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12394466996192932},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07283881306648254},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/11"},{"display_name":"Industry, innovation and infrastructure","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1590281904","https://openalex.org/W1977850862","https://openalex.org/W2007109372","https://openalex.org/W2095258817","https://openalex.org/W2113645429","https://openalex.org/W2524902150","https://openalex.org/W2794259726"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Area":[0],"models":[1,54,89,103,124],"were":[2,114],"proposed":[3,90,104,125],"to":[4,42,51,57,85],"estimate":[5],"the":[6,10,45,62,72,76],"implementation":[7,46],"area":[8,53,74,78,88,102,123,134],"in":[9,21,36,59,83,105,126],"early":[11],"stage":[12],"of":[13,24,31,64,79,92,101,111],"chip":[14],"design,":[15],"and":[16,28,119],"it":[17],"is":[18,130,136],"widely":[19],"used":[20],"architectural":[22],"exploration":[23],"advanced":[25],"FPGA":[26,32,84,141],"blocks":[27],"transistor":[29],"sizing":[30],"interconnect":[33,58,81,112,142],"circuits.":[34,143],"Models":[35],"previous":[37,127],"works":[38],"have":[39],"been":[40],"proven":[41],"significantly":[43],"overestimate":[44],"area.":[47],"This":[48],"paper":[49,70,107],"aims":[50],"propose":[52],"more":[55,137],"applicable":[56],"FPGA,":[60],"considering":[61],"features":[63],"actual":[65,80],"layout":[66,77],"more.":[67],"Also,":[68],"this":[69,106,133],"compared":[71],"estimated":[73],"with":[75],"circuits":[82],"check":[86],"whether":[87],"are":[91],"high":[93],"accuracy.":[94],"The":[95],"results":[96],"showed":[97],"that":[98,132],"model":[99,135],"errors":[100],"for":[108,139],"nine":[109],"kinds":[110],"sub-circuits":[113],"all":[115],"within":[116],"\u00b1":[117],"10%":[118],"much":[120],"better":[121],"than":[122],"papers.":[128],"It":[129],"concluded":[131],"suitable":[138],"modern":[140]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}