{"id":"https://openalex.org/W3004593692","doi":"https://doi.org/10.1109/asicon47005.2019.8983550","title":"Research on the impact of different benchmark circuits on the representative path in FPGAs","display_name":"Research on the impact of different benchmark circuits on the representative path in FPGAs","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3004593692","doi":"https://doi.org/10.1109/asicon47005.2019.8983550","mag":"3004593692"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091717826","display_name":"Jiqing Xu","orcid":"https://orcid.org/0000-0001-8177-7994"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiqing Xu","raw_affiliation_strings":["Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963402","display_name":"Zhengjie Li","orcid":"https://orcid.org/0000-0002-2918-2800"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengjie Li","raw_affiliation_strings":["Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041398818","display_name":"Yunbing Pang","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunbing Pang","raw_affiliation_strings":["Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100370450","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-4595-5041"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012474783","display_name":"Gang Qu","orcid":"https://orcid.org/0000-0001-6759-8949"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gang Qu","raw_affiliation_strings":["Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Institute for System Research, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16110427,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7639425992965698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6979566216468811},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6896214485168457},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6671777367591858},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6655952334403992},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6287429332733154},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.543725311756134},{"id":"https://openalex.org/keywords/longest-path-problem","display_name":"Longest path problem","score":0.4876798391342163},{"id":"https://openalex.org/keywords/shortest-path-problem","display_name":"Shortest path problem","score":0.3323601484298706},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32610228657722473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23021018505096436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14227646589279175},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13513439893722534},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.13169124722480774},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07708904147148132}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7639425992965698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6979566216468811},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6896214485168457},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6671777367591858},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6655952334403992},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6287429332733154},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.543725311756134},{"id":"https://openalex.org/C1465435","wikidata":"https://www.wikidata.org/wiki/Q2916352","display_name":"Longest path problem","level":4,"score":0.4876798391342163},{"id":"https://openalex.org/C22590252","wikidata":"https://www.wikidata.org/wiki/Q1058754","display_name":"Shortest path problem","level":3,"score":0.3323601484298706},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32610228657722473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23021018505096436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14227646589279175},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13513439893722534},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.13169124722480774},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07708904147148132},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W2007109372","https://openalex.org/W2095258817","https://openalex.org/W2295327519","https://openalex.org/W2904278756","https://openalex.org/W2911751195"],"related_works":["https://openalex.org/W2776102956","https://openalex.org/W4382866750","https://openalex.org/W4293167680","https://openalex.org/W4235807419","https://openalex.org/W4387185483","https://openalex.org/W2018146256","https://openalex.org/W2144633290","https://openalex.org/W2022506245","https://openalex.org/W4399175858","https://openalex.org/W2040572217"],"abstract_inverted_index":{"The":[0],"transistor-level":[1],"optimization":[2],"of":[3,18,94,97,101,117,131,169,176,192,197,212],"FPGAs":[4],"faces":[5],"a":[6,45,194],"huge":[7],"challenge":[8],"due":[9],"to":[10,60,87],"the":[11,25,30,57,82,98,114,118,129,134,140,145,150,162,165,177,190,201,208],"programmability.":[12],"We":[13,186],"don't":[14],"know":[15],"what":[16],"kinds":[17],"end-user's":[19],"circuit":[20],"will":[21,49],"be":[22,50],"implemented":[23],"on":[24,144,154],"FPGA.":[26],"This":[27,54,111],"means":[28],"that":[29,66,139,188],"critical":[31,99,123,155,166],"path":[32,47,55,62,100,120,147,156,167,179,203],"is":[33,56],"unknown":[34],"at":[35],"design":[36],"time.":[37],"To":[38],"handle":[39],"this":[40,89],"issue,":[41,90],"academic":[42],"community":[43],"creates":[44],"representative":[46,83,119,146,178,202],"which":[48],"used":[51],"during":[52],"optimization.":[53],"shortest":[58],"register":[59,61],"within":[63],"an":[64],"FPGA":[65,170],"contains":[67],"all":[68],"unique":[69],"components.":[70],"However,":[71],"no":[72],"research":[73],"has":[74],"analyzed":[75],"how":[76],"different":[77,102,158,183],"reference":[78],"circuits":[79,107],"can":[80,148,205],"affect":[81],"path.":[84],"In":[85],"order":[86],"explore":[88],"we":[91],"obtained":[92],"statistics":[93],"sub-circuit":[95,104,125,141],"usage":[96],"benchmarks.":[103],"includes":[105],"interconnect":[106],"and":[108,121,128,174],"logic":[109],"resources.":[110],"paper":[112],"compares":[113],"two":[115],"aspects":[116],"each":[122],"path:":[124],"utilization":[126,142,152],"rate":[127,143,153],"delay":[130,168,180,204],"paths.":[132],"For":[133,161],"first":[135],"aspect,":[136,164],"result":[137],"shows":[138],"indicate":[149],"sub-circuits":[151],"in":[157],"benchmark":[159,184,199],"circuits.":[160,185],"second":[163],"fluctuates":[171],"between":[172],"-10.6%":[173],"+8%":[175],"when":[181],"implementing":[182],"found":[187],"under":[189],"premise":[191],"selecting":[193],"large":[195],"number":[196],"typical":[198],"circuits,":[200],"well":[206],"represent":[207],"overall":[209],"timing":[210],"performance":[211],"FPGAs.":[213]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}