{"id":"https://openalex.org/W3005482815","doi":"https://doi.org/10.1109/asicon47005.2019.8983520","title":"Latency Minimal Scheduling with Maximum Instruction Parallelism","display_name":"Latency Minimal Scheduling with Maximum Instruction Parallelism","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005482815","doi":"https://doi.org/10.1109/asicon47005.2019.8983520","mag":"3005482815"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012708024","display_name":"Zhenghua Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhenghua Gu","raw_affiliation_strings":["State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University,Shanghai,China,200433","State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426"]},{"raw_affiliation_string":"State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037394682","display_name":"Wenqin Wan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenqin Wan","raw_affiliation_strings":["Shanghai Fudan Microelectronics Group"],"affiliations":[{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101530541","display_name":"Chang Wu","orcid":"https://orcid.org/0000-0003-2590-6338"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang Wu","raw_affiliation_strings":["State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University,Shanghai,China,200433","State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426"]},{"raw_affiliation_string":"State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012708024"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.7223,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70558309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8753921389579773},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6725324988365173},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6442821025848389},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6128515005111694},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5037998557090759},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.48636987805366516},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.33188122510910034},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.301316499710083},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.23525798320770264},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09459534287452698}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8753921389579773},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6725324988365173},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6442821025848389},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6128515005111694},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5037998557090759},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.48636987805366516},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.33188122510910034},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.301316499710083},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.23525798320770264},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09459534287452698},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2076090418","https://openalex.org/W2100882463","https://openalex.org/W2104683808","https://openalex.org/W2131065168","https://openalex.org/W2144344516","https://openalex.org/W2147088458","https://openalex.org/W2150732358","https://openalex.org/W2153185479","https://openalex.org/W4246166885"],"related_works":["https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W3121175838","https://openalex.org/W3016293053","https://openalex.org/W1690653314","https://openalex.org/W2401723157","https://openalex.org/W181259032","https://openalex.org/W4294310376","https://openalex.org/W1562291658"],"abstract_inverted_index":{"High":[0],"Level":[1],"Synthesis":[2],"(HLS)":[3],"is":[4,13],"to":[5,17],"synthesize":[6],"circuits":[7],"from":[8],"algorithmic":[9],"level":[10],"descriptions.":[11],"There":[12],"a":[14,35,54],"strong":[15],"need":[16],"deploy":[18],"HLS":[19],"in":[20],"high":[21],"performance":[22],"computing":[23],"for":[24,46,73],"data":[25],"center":[26],"and":[27,69,96],"edge":[28],"computing.":[29],"In":[30],"this":[31],"paper,":[32],"we":[33,62,82],"propose":[34],"new":[36],"scheduling":[37,51],"algorithm":[38],"based":[39],"on":[40,107],"an":[41],"instruction-level":[42],"Dependency":[43],"Graph":[44],"(DG)":[45],"latency":[47,88],"minimization.":[48],"Unlike":[49],"existing":[50],"algorithms":[52],"assuming":[53],"sequential":[55],"execution":[56],"order":[57],"of":[58],"Basic":[59],"Blocks":[60],"(BBs),":[61],"can":[63,83],"identify":[64],"instruction":[65],"parallelism":[66],"across":[67],"BBs":[68],"schedule":[70],"them":[71],"parallelly":[72],"smaller":[74],"circuit":[75,87],"latency.":[76],"Our":[77],"test":[78],"results":[79],"show":[80],"that":[81],"significantly":[84],"improve":[85],"the":[86,92],"when":[89],"compared":[90],"with":[91,100],"state-of-the-art":[93],"SDC-based":[94],"LegUp":[95],"even":[97],"outperform":[98],"PandA":[99],"sophisticated":[101],"code":[102],"motion":[103],"heuristics":[104],"by":[105],"8%":[106],"average.":[108]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}