{"id":"https://openalex.org/W3005377814","doi":"https://doi.org/10.1109/asicon47005.2019.8983518","title":"Multibit Sturdy MASH \u0394\u03a3 Modulator with Error-shaped Segmented DACs for Wideband Low-power Applications","display_name":"Multibit Sturdy MASH \u0394\u03a3 Modulator with Error-shaped Segmented DACs for Wideband Low-power Applications","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005377814","doi":"https://doi.org/10.1109/asicon47005.2019.8983518","mag":"3005377814"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007420130","display_name":"Liang Qi","orcid":"https://orcid.org/0000-0002-9512-4529"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["CN","MO"],"is_corresponding":true,"raw_author_name":"Liang Qi","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau,Department of ECE/Faculty of Science and Technology,Macao,China","Department of ECE/Faculty of Science and Technology, State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau,Department of ECE/Faculty of Science and Technology,Macao,China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Department of ECE/Faculty of Science and Technology, State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau,Department of ECE/Faculty of Science and Technology,Macao,China","Department of ECE/Faculty of Science and Technology, State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau,Department of ECE/Faculty of Science and Technology,Macao,China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Department of ECE/Faculty of Science and Technology, State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Rui Paulo Martins","raw_affiliation_strings":["On leave from Instituto Superior Técnico/Universidade,de Lisboa,Portugal","On leave from Instituto Superior T\u00e9cnico/Universidade, de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"On leave from Instituto Superior Técnico/Universidade,de Lisboa,Portugal","institution_ids":["https://openalex.org/I203847022"]},{"raw_affiliation_string":"On leave from Instituto Superior T\u00e9cnico/Universidade, de Lisboa, Portugal","institution_ids":["https://openalex.org/I203847022","https://openalex.org/I141596103","https://openalex.org/I4387152517"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007420130"],"corresponding_institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17087306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.8245401382446289},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.7037999629974365},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6893303394317627},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5693792104721069},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5584290623664856},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.512311577796936},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.48080530762672424},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.46492600440979004},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.44290992617607117},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27611812949180603},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2611744999885559},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20653074979782104},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17761537432670593},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1739075779914856},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1459730863571167},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10066920518875122}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.8245401382446289},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.7037999629974365},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6893303394317627},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5693792104721069},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5584290623664856},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.512311577796936},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.48080530762672424},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.46492600440979004},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.44290992617607117},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27611812949180603},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2611744999885559},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20653074979782104},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17761537432670593},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1739075779914856},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1459730863571167},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10066920518875122},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1038687093","https://openalex.org/W2057617624","https://openalex.org/W2105551738","https://openalex.org/W2133033437","https://openalex.org/W2274613077","https://openalex.org/W2607531354"],"related_works":["https://openalex.org/W2149037186","https://openalex.org/W2157118673","https://openalex.org/W2016777110","https://openalex.org/W1624221390","https://openalex.org/W2097407725","https://openalex.org/W2548491887","https://openalex.org/W1976391040","https://openalex.org/W2913428688","https://openalex.org/W3097708393","https://openalex.org/W2094837078"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"several":[3],"techniques":[4,47],"to":[5,111],"enhance":[6],"the":[7,23,39,54,59,63,67,70,74,83,99,105,108],"resolution":[8,114],"of":[9,53,62,69,76,85,98,107],"sturdy":[10],"multi-stage":[11],"noise":[12,25,45],"shaping":[13,80],"(MASH)":[14],"\u0394\u03a3":[15],"modulator":[16],"(DSM).":[17],"The":[18],"proposed":[19,109],"structure":[20],"significantly":[21,57],"suppresses":[22],"quantization":[24],"(QN)":[26],"by":[27,89],"employing":[28,116],"a":[29,33,90],"high-resolution":[30,100],"quantizer":[31],"with":[32],"segmented":[34],"MSB/LSB":[35],"DAC":[36],"feedback":[37],"in":[38,48],"first":[40,55,71],"loop":[41,56],"as":[42,44],"well":[43],"coupling":[46],"both":[49],"loops.":[50],"Reducing":[51],"QN":[52,87],"decreases":[58],"output":[60],"swings":[61],"integrators,":[64],"thus":[65],"improving":[66],"stability":[68],"loop.":[72],"Besides,":[73],"construction":[75],"one":[77],"extra":[78],"order":[79],"function":[81],"mitigates":[82],"leakage":[84],"coarse":[86],"introduced":[88],"gain":[91],"mismatch":[92],"between":[93],"MSB":[94],"and":[95],"LSB":[96],"DACs":[97],"quantizer.":[101],"Simulation":[102],"results":[103],"demonstrate":[104],"effectiveness":[106],"architecture":[110],"achieve":[112],"high":[113],"while":[115],"low-gain":[117],"op-amps":[118],"for":[119],"all":[120],"integrators.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}