{"id":"https://openalex.org/W3005371432","doi":"https://doi.org/10.1109/asicon47005.2019.8983492","title":"An 8-12GHz Class-F<sub>3</sub> VCO with Multi-LC Tank in 28nm CMOS","display_name":"An 8-12GHz Class-F<sub>3</sub> VCO with Multi-LC Tank in 28nm CMOS","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005371432","doi":"https://doi.org/10.1109/asicon47005.2019.8983492","mag":"3005371432"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100453414","display_name":"Tao Wang","orcid":"https://orcid.org/0000-0001-7752-1902"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tao Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009189637","display_name":"Wei Li","orcid":"https://orcid.org/0000-0001-9177-4551"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113917774","display_name":"Haoyang Zhou","orcid":"https://orcid.org/0000-0002-0497-7922"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyang Zhou","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101996293","display_name":"Jiao Ye","orcid":"https://orcid.org/0000-0003-2020-2294"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiao Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100528045","display_name":"Yuanyuan Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanyuan Xu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,01203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100453414"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49799319,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8388395309448242},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7149980068206787},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6984570026397705},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5128791332244873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5084558725357056},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4505763351917267},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4326314330101013},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4172770380973816},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41701504588127136},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3790075182914734},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3779650330543518},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.34825605154037476},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34305539727211},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22596225142478943}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8388395309448242},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7149980068206787},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6984570026397705},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5128791332244873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5084558725357056},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4505763351917267},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4326314330101013},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4172770380973816},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41701504588127136},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3790075182914734},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3779650330543518},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.34825605154037476},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34305539727211},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22596225142478943},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2110144707","https://openalex.org/W2157601951","https://openalex.org/W2521349449","https://openalex.org/W2768328500","https://openalex.org/W2792845171","https://openalex.org/W2810113582"],"related_works":["https://openalex.org/W3129408886","https://openalex.org/W4233090067","https://openalex.org/W2365946217","https://openalex.org/W1964543336","https://openalex.org/W2368638770","https://openalex.org/W2365449259","https://openalex.org/W2057338677","https://openalex.org/W2105518569","https://openalex.org/W2285615337","https://openalex.org/W2539579532"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"8-12GHz":[4,88],"wideband":[5],"Class-F":[6],"<sub":[7,34,46],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[8,35,42,47,59],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sub>":[9],"voltage":[10],"controlled":[11],"oscillator":[12],"(VCO)":[13],"in":[14],"28nm":[15],"CMOS.":[16],"A":[17,75,100],"multi-LC-tank":[18],"is":[19,73,80,104,119],"used":[20,81],"to":[21,51,82,94,106],"create":[22],"two":[23],"impedance":[24],"peaks":[25],"that":[26,129],"are":[27],"located":[28],"at":[29,113,149],"the":[30,39,52,56,65,68,84,96,131,162],"fundamental":[31],"frequency":[32,85],"(f":[33],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">o</sub>":[36,48],")":[37],"and":[38,143,161],"3":[40],"<sup":[41,58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rd</sup>":[43],"harmonic":[44],"(3f":[45],").":[49],"Due":[50],"pseudo-squaring":[53],"drain-voltage":[54],"waveform,":[55],"1/f":[57],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[60],"phase":[61,110],"noise":[62,72,111],"caused":[63],"by":[64],"up-conversion":[66],"of":[67,87,134,141],"MOS":[69],"device's":[70],"1lf":[71],"reduced.":[74],"7bit":[76],"switched":[77,102],"capacitor":[78,103],"array":[79],"divide":[83],"range":[86],"into":[89],"128":[90],"sub-bands,":[91],"which":[92],"aims":[93],"reduce":[95],"VCO":[97,153],"gain":[98],"(Kyco).":[99],"compensatory":[101],"proposed":[105],"help":[107],"get":[108],"better":[109,146],"(PN)":[112],"low":[114],"frequency.":[115],"An":[116],"on-chip":[117],"buffer":[118],"cascaded":[120],"for":[121],"test":[122],"purpose.":[123],"The":[124,152],"post":[125],"simulation":[126],"results":[127],"show":[128],"over":[130],"entire":[132],"band":[133],"8-12GHz,":[135],"we":[136],"obtain":[137],"a":[138,144],"maximal":[139],"Kvco":[140],"80MHz/V":[142],"PN":[145],"than":[147],"-115dBc/Hz":[148],"IMHz":[150],"offset.":[151],"core":[154],"consumes":[155],"11.3mW":[156],"from":[157],"0.6V":[158],"power":[159],"supply":[160],"total":[163],"chip":[164],"occupies":[165],"0.412mm2":[166],"without":[167],"pad.":[168]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}