{"id":"https://openalex.org/W3004475873","doi":"https://doi.org/10.1109/asicon47005.2019.8983479","title":"Monolithic Co-integration of III-V Materials into Foundry Si-CMOS in a Single Chip for Novel Integrated Circuits","display_name":"Monolithic Co-integration of III-V Materials into Foundry Si-CMOS in a Single Chip for Novel Integrated Circuits","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3004475873","doi":"https://doi.org/10.1109/asicon47005.2019.8983479","mag":"3004475873"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101851241","display_name":"Xing Zhou","orcid":"https://orcid.org/0000-0003-2509-6726"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Xing Zhou","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Block S1, 50 Nanyang Avenue, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Block S1, 50 Nanyang Avenue, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033708105","display_name":"Siau Ben Chiah","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Siau Ben Chiah","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Block S1, 50 Nanyang Avenue, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Block S1, 50 Nanyang Avenue, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073023470","display_name":"Binit Syamal","orcid":"https://orcid.org/0000-0003-2564-4294"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Binit Syamal","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Block S1, 50 Nanyang Avenue, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Block S1, 50 Nanyang Avenue, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104883747","display_name":"Kenneth Lee","orcid":"https://orcid.org/0000-0002-9999-9912"},"institutions":[{"id":"https://openalex.org/I4210167254","display_name":"Singapore-MIT Alliance for Research and Technology","ror":"https://ror.org/05yb3w112","country_code":"SG","type":"education","lineage":["https://openalex.org/I4210167254"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kenneth Lee","raw_affiliation_strings":["Low Energy Electronic Systems, SMART, Singapore"],"affiliations":[{"raw_affiliation_string":"Low Energy Electronic Systems, SMART, Singapore","institution_ids":["https://openalex.org/I4210167254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101851241"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16138949,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11853","display_name":"Semiconductor materials and interfaces","score":0.9850999712944031,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6190391182899475},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6159371137619019},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5761775374412537},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5478134751319885},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5335849523544312},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4903414249420166},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.47470301389694214},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4631592035293579},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4475102722644806},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4366471469402313},{"id":"https://openalex.org/keywords/diode","display_name":"Diode","score":0.42594194412231445},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34484320878982544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2708311080932617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.23905691504478455}],"concepts":[{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6190391182899475},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6159371137619019},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5761775374412537},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5478134751319885},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5335849523544312},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4903414249420166},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.47470301389694214},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4631592035293579},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4475102722644806},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4366471469402313},{"id":"https://openalex.org/C78434282","wikidata":"https://www.wikidata.org/wiki/Q11656","display_name":"Diode","level":2,"score":0.42594194412231445},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34484320878982544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2708311080932617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.23905691504478455},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2017630429","https://openalex.org/W2904229793","https://openalex.org/W2953371676"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W1840261322","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W3215142653","https://openalex.org/W1487051936"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"overview":[4],"of":[5,38],"the":[6,27],"SMART-LEES":[7],"(Singapore":[8],"MIT":[9],"Alliance":[10],"for":[11,54],"Research":[12],"and":[13,63],"Technology":[14],"-":[15],"Low":[16],"Energy":[17],"Electronic":[18],"Systems)":[19],"research":[20],"program":[21,32],"that":[22],"has":[23],"been":[24],"on-going":[25],"in":[26,46],"past":[28],"8":[29],"years.":[30],"The":[31],"is":[33],"directed":[34],"towards":[35],"monolithic":[36],"co-integration":[37],"III-V":[39],"materials":[40],"into":[41],"Si-CMOS":[42],"200-mm":[43],"foundry":[44],"wafers":[45],"a":[47],"single":[48],"chip,":[49],"which":[50],"would":[51],"open":[52],"doors":[53],"many":[55],"novel":[56],"integrated":[57],"circuit":[58,78],"(IC)":[59],"applications,":[60],"including":[61],"GaN":[62],"InGaAs":[64],"high":[65],"electron-mobility":[66],"transistors":[67,74],"(HEMTs),":[68],"light-emitting":[69],"diodes":[70],"(LEDs),":[71],"heterojunction":[72],"bipolar":[73],"(HBTs),":[75],"hybrid":[76],"III-V/SI":[77],"components,":[79],"as":[80,82],"well":[81],"scalable":[83],"radio-frequency":[84],"(RF)":[85],"compact":[86],"models":[87],"(CMs).":[88]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}