{"id":"https://openalex.org/W3004698096","doi":"https://doi.org/10.1109/asicon47005.2019.8983444","title":"Parallel Global Placement on CPU via Parallel Reduction","display_name":"Parallel Global Placement on CPU via Parallel Reduction","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3004698096","doi":"https://doi.org/10.1109/asicon47005.2019.8983444","mag":"3004698096"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070228248","display_name":"Huaidong Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Huaidong Gao","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070228248"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16210962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9172793030738831},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7972768545150757},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7854853868484497},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7615541219711304},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5864263772964478},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5566156506538391},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4733712077140808},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44928762316703796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20725825428962708},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1909750998020172},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0824589729309082}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9172793030738831},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7972768545150757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7854853868484497},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7615541219711304},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5864263772964478},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5566156506538391},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4733712077140808},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44928762316703796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20725825428962708},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1909750998020172},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0824589729309082},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1537490912","https://openalex.org/W1996746141","https://openalex.org/W2023462222","https://openalex.org/W2041583308","https://openalex.org/W2041941568","https://openalex.org/W2103833707","https://openalex.org/W2115866417","https://openalex.org/W2155626237","https://openalex.org/W2163190884","https://openalex.org/W2799178840","https://openalex.org/W3210778330","https://openalex.org/W4210867797","https://openalex.org/W4249827959"],"related_works":["https://openalex.org/W2317245370","https://openalex.org/W3138386522","https://openalex.org/W2499279132","https://openalex.org/W4249323025","https://openalex.org/W198851386","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W1980160788","https://openalex.org/W2148915962","https://openalex.org/W2283866686"],"abstract_inverted_index":{"Quick":[0],"design":[1,9],"is":[2,68],"attracting":[3],"considerable":[4],"interests":[5],"as":[6],"the":[7,26,48,83,98],"IC":[8],"scale":[10],"increases.":[11],"In":[12],"this":[13],"paper,":[14],"we":[15],"propose":[16],"a":[17,88],"generic":[18],"parallel":[19,78],"global":[20],"placement":[21,32],"strategy":[22],"on":[23,105],"CPU":[24,107],"for":[25],"acceleration":[27],"of":[28,82],"VLSI":[29],"placement.":[30],"Analytical":[31],"methods":[33],"with":[34,91],"nonlinear":[35],"wirelength":[36,111],"model":[37],"achieve":[38,102],"high-quality":[39],"placements":[40],"while":[41],"involve":[42],"numerous":[43],"arithmetic":[44],"computations.":[45],"We":[46],"decompose":[47],"essential":[49],"operations":[50],"including":[51],"objective":[52],"function":[53],"and":[54,60,74],"its":[55],"gradients":[56],"evaluation":[57],"into":[58],"subtasks":[59],"parallelize":[61],"them":[62],"using":[63],"thread":[64],"pool.":[65],"Parallel":[66],"reduction":[67],"introduced":[69],"to":[70,87],"avoid":[71],"resource":[72],"contention":[73],"thus":[75],"further":[76],"improves":[77],"efficiency.":[79],"The":[80],"combination":[81],"two":[84],"techniques":[85],"leads":[86],"significant":[89,110],"speedup":[90,104],"respectable":[92],"scalability.":[93],"Experimental":[94],"results":[95],"demonstrate":[96],"that":[97],"proposed":[99],"algorithm":[100],"can":[101],"24\u00d7":[103],"32":[106],"cores":[108],"without":[109],"degradation.":[112]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}