{"id":"https://openalex.org/W3005074147","doi":"https://doi.org/10.1109/asicon47005.2019.8983440","title":"Synthesizable Injection-Locked Phase-Locked Loop with Multiphase Interlocking Digitally Controlled Oscillator Arrays","display_name":"Synthesizable Injection-Locked Phase-Locked Loop with Multiphase Interlocking Digitally Controlled Oscillator Arrays","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005074147","doi":"https://doi.org/10.1109/asicon47005.2019.8983440","mag":"3005074147"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029077335","display_name":"Yu-Cheng Su","orcid":"https://orcid.org/0000-0001-7056-6315"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Cheng Su","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102162079","display_name":"Kang-Yu Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kang-Yu Chang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040372881","display_name":"Yu-Tung Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Tung Chin","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104095049","display_name":"Chia-Wen Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Wen Chang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Jye Jou","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5029077335"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4976338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7716950178146362},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7625192403793335},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6607679724693298},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6442963480949402},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5132124423980713},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4573461711406708},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44323161244392395},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41168567538261414},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2831185460090637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2798248529434204},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23232275247573853},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1920962929725647}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7716950178146362},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7625192403793335},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6607679724693298},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6442963480949402},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5132124423980713},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4573461711406708},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44323161244392395},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41168567538261414},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2831185460090637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2798248529434204},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23232275247573853},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1920962929725647}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1841583506","https://openalex.org/W1973824493","https://openalex.org/W2069335439","https://openalex.org/W2080432344","https://openalex.org/W2098318970","https://openalex.org/W2100957399","https://openalex.org/W2136750748","https://openalex.org/W2147533202","https://openalex.org/W2172477025","https://openalex.org/W6670775259","https://openalex.org/W6681793391"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W2022147893","https://openalex.org/W2045408571","https://openalex.org/W2019084430"],"abstract_inverted_index":{"A":[0],"synthesizable":[1,94,117],"injection-locked":[2],"phase-locked":[3],"loop":[4,50],"with":[5],"multiphase":[6],"interlocking":[7,17],"digitally":[8,20],"controlled":[9,21],"oscillator":[10],"arrays":[11],"(SILPLL-IDCOS)":[12],"is":[13,120,143,151],"proposed.":[14],"By":[15],"doing":[16],"of":[18,26,115],"two":[19],"oscillators":[22],"(DCOs),":[23],"the":[24,33,41,53,57,62,65,69,92,116],"number":[25],"phase":[27,130],"provided":[28,106],"can":[29,36,72],"be":[30,37,73],"double":[31],"and":[32,80,99,109,127,159],"oscillation":[34],"frequency":[35,48,142,158],"as":[38,40],"fast":[39],"original":[42],"DCO.":[43],"Moreover,":[44],"it":[45],"also":[46],"adopts":[47],"tracking":[49],"to":[51],"isolate":[52],"injection":[54],"path":[55,60],"from":[56,137],"traditional":[58,70],"PLL":[59],"in":[61,68,82],"ILPLL,":[63,95],"so":[64],"race":[66],"condition":[67],"ILPLL":[71,118],"resolved.":[74],"The":[75,112,132,146],"chip":[76],"has":[77],"been":[78],"designed":[79],"implemented":[81],"TSMC":[83],"40":[84],"nm":[85],"GP":[86],"1P10M":[87],"CMOS":[88],"process":[89],"technology.":[90],"In":[91],"proposed":[93],"all":[96],"logic":[97],"cells":[98],"circuit":[100],"components":[101],"are":[102],"using":[103],"standard":[104],"cell":[105],"by":[107],"foundry":[108],"our":[110],"group.":[111],"total":[113,147],"area":[114],"core":[119],"only":[121],"0.01876":[122],"mm":[123],"<sup":[124],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[125],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[126],"provides":[128],"8":[129],"output.":[131],"post-layout":[133],"simulated":[134],"RMS":[135],"jitter":[136],"a":[138],"5.024":[139,155],"GHz":[140,156],"output":[141,157],"0.048":[144],"%UI.":[145],"measured":[148],"power":[149],"consumption":[150],"10.97":[152],"mW":[153],"at":[154],"78.5":[160],"MHz":[161],"reference":[162],"clock.":[163]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}