{"id":"https://openalex.org/W3005218868","doi":"https://doi.org/10.1109/asicon47005.2019.8983426","title":"Balance of memory footprint and runtime for high-density routing in large-scale FPGAs","display_name":"Balance of memory footprint and runtime for high-density routing in large-scale FPGAs","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005218868","doi":"https://doi.org/10.1109/asicon47005.2019.8983426","mag":"3005218868"},"language":"en","primary_location":{"id":"doi:10.1109/asicon47005.2019.8983426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100758864","display_name":"Wei Liu","orcid":"https://orcid.org/0000-0001-6406-4722"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wei Liu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063658433","display_name":"Weilin Cong","orcid":"https://orcid.org/0000-0002-8726-3238"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Weilin Cong","raw_affiliation_strings":["Chengdu Sino Microelectronics Technology Co., Ltd"],"affiliations":[{"raw_affiliation_string":"Chengdu Sino Microelectronics Technology Co., Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014548453","display_name":"Chengyu Hu","orcid":"https://orcid.org/0000-0001-8226-5747"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengyu Hu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025981776","display_name":"Peng Lu","orcid":"https://orcid.org/0000-0003-0743-1068"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Lu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100758864"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1635038,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7554440498352051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7510143518447876},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.6337078213691711},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.626956045627594},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5099314451217651},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4490528702735901},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4444029927253723},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4377889931201935},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.43697044253349304},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.41256922483444214},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4123998284339905},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.37320876121520996},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3262995481491089},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.18010202050209045},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17443951964378357},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07451283931732178}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7554440498352051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7510143518447876},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.6337078213691711},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.626956045627594},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5099314451217651},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4490528702735901},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4444029927253723},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4377889931201935},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.43697044253349304},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.41256922483444214},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4123998284339905},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.37320876121520996},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3262995481491089},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.18010202050209045},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17443951964378357},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07451283931732178},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon47005.2019.8983426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon47005.2019.8983426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 13th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1978599303","https://openalex.org/W2038935766","https://openalex.org/W2059674565","https://openalex.org/W2143131934","https://openalex.org/W2159548253","https://openalex.org/W4249043400"],"related_works":["https://openalex.org/W757657516","https://openalex.org/W2539097916","https://openalex.org/W4377970799","https://openalex.org/W2944616377","https://openalex.org/W3127002380","https://openalex.org/W2889464401","https://openalex.org/W2251995179","https://openalex.org/W3137434606","https://openalex.org/W2556128816","https://openalex.org/W2351878639"],"abstract_inverted_index":{"The":[0],"scale":[1],"of":[2,49,83,121,131,141],"modern":[3],"FPGAs":[4,88],"is":[5],"expanding":[6],"and":[7,14,55],"applications":[8],"on":[9,124],"FPGA":[10,23,73],"are":[11],"becoming":[12],"more":[13,15],"complex.":[16],"Applications":[17],"requiring":[18],"high-density":[19],"routing":[20,38,65,110,114,138],"in":[21,52,86],"large-scale":[22,87],"determine":[24],"that":[25],"CAD":[26],"tools":[27],"not":[28,107,117],"only":[29],"require":[30,36],"large":[31],"memory":[32,92,129],"consumption,":[33],"but":[34],"also":[35],"long":[37],"runtime.":[39],"This":[40,76],"paper":[41],"proposes":[42],"a":[43,58,128,137],"method":[44,61,105],"to":[45,62],"describe":[46],"the":[47,64,71,80,98,109,122],"regularity":[48,82],"interconnect":[50,74,84],"resources":[51,85],"CB/SB":[53,90],"structure,":[54,91],"then":[56],"applies":[57],"two-level":[59],"template":[60],"store":[63],"resource":[66],"graph":[67],"(RRG)":[68],"which":[69],"describes":[70],"detailed":[72],"resources.":[75],"algorithm":[77,123],"fully":[78],"considers":[79],"high":[81],"with":[89],"footprint":[93],"could":[94,133],"be":[95,134],"reduced.":[96],"At":[97],"same":[99],"time,":[100],"RRG":[101],"created":[102],"by":[103],"this":[104],"does":[106],"affect":[108],"search":[111],"space,":[112],"thus":[113],"runtime":[115,139],"will":[116],"change":[118],"significantly.":[119],"Implementation":[120],"VPR":[125],"platform":[126],"shows":[127],"reduction":[130],"1.83X":[132],"achieved":[135],"at":[136],"penalty":[140],"1.07X.":[142]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}