{"id":"https://openalex.org/W2783246090","doi":"https://doi.org/10.1109/asicon.2017.8252670","title":"Digital RF transmitter architectures exploiting FIRDACs in various configurations","display_name":"Digital RF transmitter architectures exploiting FIRDACs in various configurations","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783246090","doi":"https://doi.org/10.1109/asicon.2017.8252670","mag":"2783246090"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.univ-lille.fr/hal-02314492","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050072377","display_name":"Andreas Kaiser","orcid":"https://orcid.org/0000-0003-0377-7408"},"institutions":[{"id":"https://openalex.org/I7454413","display_name":"\u00c9cole Centrale de Lille","ror":"https://ror.org/01x441g73","country_code":"FR","type":"education","lineage":["https://openalex.org/I7454413"]},{"id":"https://openalex.org/I2279609970","display_name":"Universit\u00e9 de Lille","ror":"https://ror.org/02kzqn938","country_code":"FR","type":"education","lineage":["https://openalex.org/I2279609970"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210123471","display_name":"Institut d'\u00e9lectronique de micro\u00e9lectronique et de nanotechnologie","ror":"https://ror.org/02q4res37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I137614889","https://openalex.org/I2279609970","https://openalex.org/I3132279224","https://openalex.org/I4210095849","https://openalex.org/I4210123471","https://openalex.org/I4387154098","https://openalex.org/I70348806","https://openalex.org/I70348806","https://openalex.org/I7454413"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Andreas Kaiser","raw_affiliation_strings":["CNRS, IEMN UMR 8520, Lille, France","IEMN - Institut d\u2019\u00c9lectronique, de Micro\u00e9lectronique et de Nanotechnologie - UMR 8520 ([Univ. Lille, CNRS, Ecole Centrale Lille, Yncr\u00e9a-ISEN, UVHC] \u2013\u2013 \r\nLaboratoire Central \u2013 Cit\u00e9 Scientifique \u2013 Avenue Poincar\u00e9 \u2013 CS 60069 \u2013 59652 VILLENEUVE D\u2019ASCQ CEDEX - France)"],"affiliations":[{"raw_affiliation_string":"CNRS, IEMN UMR 8520, Lille, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1294671590","https://openalex.org/I4210123471"]},{"raw_affiliation_string":"IEMN - Institut d\u2019\u00c9lectronique, de Micro\u00e9lectronique et de Nanotechnologie - UMR 8520 ([Univ. Lille, CNRS, Ecole Centrale Lille, Yncr\u00e9a-ISEN, UVHC] \u2013\u2013 \r\nLaboratoire Central \u2013 Cit\u00e9 Scientifique \u2013 Avenue Poincar\u00e9 \u2013 CS 60069 \u2013 59652 VILLENEUVE D\u2019ASCQ CEDEX - France)","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I7454413","https://openalex.org/I1294671590","https://openalex.org/I4210123471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058358482","display_name":"Antoine Frapp\u00e9","orcid":"https://orcid.org/0000-0002-0977-549X"},"institutions":[{"id":"https://openalex.org/I2279609970","display_name":"Universit\u00e9 de Lille","ror":"https://ror.org/02kzqn938","country_code":"FR","type":"education","lineage":["https://openalex.org/I2279609970"]},{"id":"https://openalex.org/I7454413","display_name":"\u00c9cole Centrale de Lille","ror":"https://ror.org/01x441g73","country_code":"FR","type":"education","lineage":["https://openalex.org/I7454413"]},{"id":"https://openalex.org/I4210123471","display_name":"Institut d'\u00e9lectronique de micro\u00e9lectronique et de nanotechnologie","ror":"https://ror.org/02q4res37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I137614889","https://openalex.org/I2279609970","https://openalex.org/I3132279224","https://openalex.org/I4210095849","https://openalex.org/I4210123471","https://openalex.org/I4387154098","https://openalex.org/I70348806","https://openalex.org/I70348806","https://openalex.org/I7454413"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Antoine Frappe","raw_affiliation_strings":["CNRS, IEMN UMR 8520, Lille, France","IEMN - Institut d\u2019\u00c9lectronique, de Micro\u00e9lectronique et de Nanotechnologie - UMR 8520 ([Univ. Lille, CNRS, Ecole Centrale Lille, Yncr\u00e9a-ISEN, UVHC] \u2013\u2013 \r\nLaboratoire Central \u2013 Cit\u00e9 Scientifique \u2013 Avenue Poincar\u00e9 \u2013 CS 60069 \u2013 59652 VILLENEUVE D\u2019ASCQ CEDEX - France)"],"affiliations":[{"raw_affiliation_string":"CNRS, IEMN UMR 8520, Lille, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1294671590","https://openalex.org/I4210123471"]},{"raw_affiliation_string":"IEMN - Institut d\u2019\u00c9lectronique, de Micro\u00e9lectronique et de Nanotechnologie - UMR 8520 ([Univ. Lille, CNRS, Ecole Centrale Lille, Yncr\u00e9a-ISEN, UVHC] \u2013\u2013 \r\nLaboratoire Central \u2013 Cit\u00e9 Scientifique \u2013 Avenue Poincar\u00e9 \u2013 CS 60069 \u2013 59652 VILLENEUVE D\u2019ASCQ CEDEX - France)","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I7454413","https://openalex.org/I1294671590","https://openalex.org/I4210123471"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5050072377"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I2279609970","https://openalex.org/I4210123471","https://openalex.org/I7454413"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19331381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1094","last_page":"1097"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6902357339859009},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.687214195728302},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6535327434539795},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5812058448791504},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5473811626434326},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5294950604438782},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.4990882873535156},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.48801389336586},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4544033706188202},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.43810051679611206},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4294443428516388},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32987940311431885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25761473178863525},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21941134333610535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14577797055244446}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6902357339859009},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.687214195728302},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6535327434539795},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5812058448791504},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5473811626434326},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5294950604438782},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.4990882873535156},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.48801389336586},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4544033706188202},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.43810051679611206},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4294443428516388},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32987940311431885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25761473178863525},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21941134333610535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14577797055244446},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/asicon.2017.8252670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-02314492v1","is_oa":true,"landing_page_url":"https://hal.univ-lille.fr/hal-02314492","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON), Oct 2017, Guiyang, China. pp.1094-1097, ⟨10.1109/ASICON.2017.8252670⟩","raw_type":"Conference papers"},{"id":"pmh:oai:lilloa.univ-lille.fr:20.500.12210/45102","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.12210/45102","pdf_url":null,"source":{"id":"https://openalex.org/S4306402203","display_name":"LillOA (Universit\u00e9 de Lille (University Of Lille))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210123514","host_organization_name":"Centre d'Etudes en Civilisations, Langues et Litt\u00e9ratures Etrang\u00e8res","host_organization_lineage":["https://openalex.org/I4210123514"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-02314492v1","is_oa":true,"landing_page_url":"https://hal.univ-lille.fr/hal-02314492","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON), Oct 2017, Guiyang, China. pp.1094-1097, ⟨10.1109/ASICON.2017.8252670⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4300000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1604910465","https://openalex.org/W2047942249","https://openalex.org/W2095652772","https://openalex.org/W2111923171","https://openalex.org/W2166055633","https://openalex.org/W2211238739","https://openalex.org/W2583124991","https://openalex.org/W2592944994","https://openalex.org/W6674623466"],"related_works":["https://openalex.org/W1981002473","https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W2152623100","https://openalex.org/W4214878056","https://openalex.org/W1580144672","https://openalex.org/W2142042635","https://openalex.org/W1988127757","https://openalex.org/W4248634784","https://openalex.org/W580081827"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"various":[3],"ways":[4],"to":[5,60,92],"take":[6],"advantage":[7],"of":[8,48,100],"semi-digital":[9],"FIR":[10],"filters":[11],"(or":[12],"FIRDACs)":[13],"in":[14,23,66,81,88],"highly":[15,82],"digital":[16,35,39],"RF":[17,70],"and":[18,29,98],"millimeter-wave":[19],"transmitters.":[20],"FIRDACs":[21,65],"combine":[22],"a":[24],"single":[25],"block":[26],"digital-to-analog":[27],"conversion":[28],"filtering.":[30],"When":[31],"fed":[32],"with":[33],"1-bit":[34],"signals":[36],"provided":[37],"by":[38],"delta-sigma":[40],"modulators":[41],"or":[42,69],"other":[43],"sources,":[44],"the":[45,58,96],"inherent":[46],"linearity":[47],"1":[49],"bit":[50],"D-to-A":[51],"converters":[52],"is":[53],"also":[54],"preserved":[55],"reducing":[56],"significantly":[57],"sensitivity":[59],"component":[61],"matching.":[62],"Architectures":[63],"using":[64],"base-band,":[67],"IF":[68],"sections":[71],"will":[72],"be":[73],"discussed,":[74],"as":[75,77],"well":[76],"opportunities":[78],"for":[79],"reconfiguration":[80],"advanced":[83,89],"CMOS":[84,94],"processes.":[85],"Implementation":[86],"examples":[87],"technologies":[90],"down":[91],"28nm":[93],"demonstrate":[95],"performance":[97],"scalability":[99],"these":[101],"architectures.":[102]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}