{"id":"https://openalex.org/W2784310586","doi":"https://doi.org/10.1109/asicon.2017.8252667","title":"RC6 architecture-adaptive implementation for coarse-grained reconfiguration array","display_name":"RC6 architecture-adaptive implementation for coarse-grained reconfiguration array","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2784310586","doi":"https://doi.org/10.1109/asicon.2017.8252667","mag":"2784310586"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034698000","display_name":"Anqi Yin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anqi Yin","raw_affiliation_strings":["Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103036777","display_name":"Zibin Dai","orcid":"https://orcid.org/0000-0003-0359-8434"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zibin Dai","raw_affiliation_strings":["Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100367530","display_name":"Longmei Nan","orcid":"https://orcid.org/0000-0002-1572-6088"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longmei Nan","raw_affiliation_strings":["Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China","School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China","institution_ids":[]},{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100318462","display_name":"Wei Li","orcid":"https://orcid.org/0000-0003-4731-3226"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Institute of Information Science and Technology, Zhengzhou, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24272401,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"29","issue":null,"first_page":"1081","last_page":"1085"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8806321620941162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.827234148979187},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6465814113616943},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6254387497901917},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.531566321849823},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5154781937599182},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48191121220588684},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.47660937905311584},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4647507071495056},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4611641764640808},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4396131932735443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3006838262081146},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1879323124885559},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1176588237285614}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8806321620941162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.827234148979187},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6465814113616943},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6254387497901917},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.531566321849823},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5154781937599182},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48191121220588684},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.47660937905311584},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4647507071495056},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4611641764640808},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4396131932735443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3006838262081146},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1879323124885559},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1176588237285614},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2141225058"],"related_works":["https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W2152623100","https://openalex.org/W2142042635","https://openalex.org/W1988127757","https://openalex.org/W1859124475","https://openalex.org/W2103296973","https://openalex.org/W1885164404","https://openalex.org/W1569711686","https://openalex.org/W2204754129"],"abstract_inverted_index":{"There":[0],"are":[1],"a":[2,35],"mass":[3],"of":[4,37,65,98],"advantages":[5],"for":[6],"mapping":[7,38],"cryptographic":[8],"algorithms":[9],"on":[10],"the":[11,41,52,58,83,96,106,112],"Coarse-Grained":[12],"Reconfiguration":[13],"Array":[14],"(CGRA),":[15],"nevertheless":[16],"it":[17],"also":[18],"have":[19],"raised":[20],"some":[21],"challenges.":[22],"The":[23,73,91],"hardest":[24],"one":[25],"is":[26,101],"how":[27],"to":[28,50],"map.":[29],"In":[30,48],"this":[31],"paper,":[32],"we":[33,61],"present":[34],"set":[36],"rules":[39],"towards":[40],"targeted":[42],"platform":[43,110],"and":[44,56,70],"verify":[45],"its":[46],"accuracy.":[47],"order":[49],"reduce":[51],"critical":[53],"path":[54],"delay":[55],"enhance":[57],"throughput":[59,97],"density,":[60],"map":[62],"7":[63],"implementations":[64],"RC6":[66],"through":[67],"architecture-adaptive":[68],"improvement":[69],"task-level":[71],"parallelism.":[72],"simplest":[74],"method":[75],"occupies":[76],"only":[77],"4":[78],"computing":[79],"units":[80],"(CU),":[81],"while":[82],"parallel-task":[84],"schemes":[85],"consume":[86],"64":[87],"CUs":[88],"at":[89],"most.":[90],"experimental":[92],"results":[93],"show":[94],"that":[95],"optimal":[99],"scheme":[100],"4.50-10.16":[102],"times":[103],"higher":[104],"than":[105],"Intel":[107],"Core2-the":[108],"fastest":[109],"in":[111],"literatures":[113],"published.":[114]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}