{"id":"https://openalex.org/W2783569988","doi":"https://doi.org/10.1109/asicon.2017.8252626","title":"Low-power single-phase clocked redundant-transition-free flip-flop design with conditional charging scheme","display_name":"Low-power single-phase clocked redundant-transition-free flip-flop design with conditional charging scheme","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783569988","doi":"https://doi.org/10.1109/asicon.2017.8252626","mag":"2783569988"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100411123","display_name":"Ling Chen","orcid":"https://orcid.org/0000-0002-7019-1514"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ling Chen","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102022581","display_name":"Yanan Sun","orcid":"https://orcid.org/0000-0001-8281-9121"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanan Sun","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"916","last_page":"919"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8543035984039307},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6182896494865417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5970034599304199},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5327138304710388},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4845265746116638},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4762980043888092},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46972739696502686},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4535865783691406},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.42887985706329346},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27948808670043945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2544651925563812},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13367128372192383},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10716047883033752},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07532691955566406}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8543035984039307},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6182896494865417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5970034599304199},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5327138304710388},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4845265746116638},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4762980043888092},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46972739696502686},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4535865783691406},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.42887985706329346},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27948808670043945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2544651925563812},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13367128372192383},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10716047883033752},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07532691955566406},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1995665089","https://openalex.org/W2047694997","https://openalex.org/W2107495642","https://openalex.org/W2113735631","https://openalex.org/W2132046218","https://openalex.org/W2140480749","https://openalex.org/W2142994374"],"related_works":["https://openalex.org/W2132046218","https://openalex.org/W2783525109","https://openalex.org/W4402040071","https://openalex.org/W4230846245","https://openalex.org/W2763646728","https://openalex.org/W4200181733","https://openalex.org/W2118008391","https://openalex.org/W2170979950","https://openalex.org/W2039299085","https://openalex.org/W2588941787"],"abstract_inverted_index":{"A":[0,16],"single-phase":[1],"clocked":[2],"redundant-transition-free":[3],"flip-flop":[4],"(SRFF)":[5],"is":[6,20,75],"proposed":[7,24,73,94],"in":[8,22,46,55,63,101],"this":[9],"paper":[10],"for":[11],"achieving":[12],"high":[13],"power":[14,69,103],"efficiency.":[15],"conditional":[17],"charging":[18],"scheme":[19],"utilized":[21],"the":[23,28,35,42,56,64,72,84,93,113],"SRFF":[25,74,95],"to":[26,79,83,98,112],"eliminate":[27],"redundant":[29],"transitions":[30],"at":[31,41,117],"internal":[32],"nodes":[33],"when":[34],"input":[36],"data":[37,120],"and":[38],"output":[39],"are":[40,60],"same":[43],"logic":[44],"levels":[45],"consecutive":[47],"clock":[48,68],"cycles.":[49],"The":[50,67],"long":[51],"stacked":[52],"transistor":[53],"paths":[54],"previously":[57,85,114],"published":[58,86,115],"FFs":[59],"also":[61],"avoided":[62],"new":[65],"SRFF.":[66],"consumption":[70,104],"of":[71,123],"reduced":[76],"by":[77],"up":[78,97],"81.99%":[80],"as":[81,110],"compared":[82,111],"flipflops":[87],"with":[88],"40nm":[89],"CMOS":[90],"technology.":[91],"Furthermore,":[92],"provides":[96],"65.64%":[99],"savings":[100],"dynamic":[102],"while":[105],"maintaining":[106],"similar":[107],"data-to-output":[108],"delay":[109],"flip-flops":[116],"a":[118],"typical":[119],"switching":[121],"activity":[122],"20%.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}