{"id":"https://openalex.org/W2782802959","doi":"https://doi.org/10.1109/asicon.2017.8252591","title":"A 18 mW 12 bit 50 MS/s SHA-less pipelined ADC","display_name":"A 18 mW 12 bit 50 MS/s SHA-less pipelined ADC","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782802959","doi":"https://doi.org/10.1109/asicon.2017.8252591","mag":"2782802959"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043933145","display_name":"Weigang Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weigang Xu","raw_affiliation_strings":["ASIC & System State-Key Laboratory, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC & System State-Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056031593","display_name":"Yifan Gao","orcid":"https://orcid.org/0000-0003-1320-4531"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yifan Gao","raw_affiliation_strings":["ASIC & System State-Key Laboratory, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC & System State-Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100374782","display_name":"Xiaodong Liu","orcid":"https://orcid.org/0000-0002-3809-5063"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaodong Liu","raw_affiliation_strings":["ASIC & System State-Key Laboratory, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC & System State-Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113694122","display_name":"Zhangwen Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangwen Tang","raw_affiliation_strings":["ASIC & System State-Key Laboratory, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC & System State-Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.1313,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51614676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"776","last_page":"779"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.7310799360275269},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.670493483543396},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6174137592315674},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4988996982574463},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4606895446777344},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44029486179351807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43947577476501465},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.41394510865211487},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.3503749370574951},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3435709774494171},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20213988423347473},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.15983590483665466}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.7310799360275269},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.670493483543396},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6174137592315674},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4988996982574463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4606895446777344},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44029486179351807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43947577476501465},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.41394510865211487},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.3503749370574951},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3435709774494171},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20213988423347473},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.15983590483665466}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2009064736","https://openalex.org/W2078145069","https://openalex.org/W2081855094","https://openalex.org/W2137512755","https://openalex.org/W2171623652"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W4398198689","https://openalex.org/W2354365353","https://openalex.org/W2811287415","https://openalex.org/W1988437325","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2109469245","https://openalex.org/W1595733580","https://openalex.org/W2011204264"],"abstract_inverted_index":{"A":[0],"12":[1],"bit":[2],"50":[3,89],"MS/s":[4],"pipelined":[5],"analog-to-digital":[6],"converter":[7,43],"(ADC)":[8],"without":[9],"sample-and-hold":[10],"amplifier":[11],"(SHA)":[12],"is":[13],"achieved":[14],"with":[15],"18":[16],"mW":[17],"power":[18],"consumption":[19],"and":[20,34,45,87],"a":[21,67,83,88],"differential":[22],"input":[23,86],"voltage":[24],"of":[25,37],"1.2":[26],"Vp-p.":[27],"In":[28],"the":[29,32],"front-end":[30],"stage,":[31],"structure":[33],"time":[35],"constant":[36],"sampling":[38,91],"network":[39],"in":[40,63],"multiplying":[41],"D/A":[42],"(MDAC)":[44],"sub-ADC":[46],"are":[47,57],"designed":[48],"similar":[49],"to":[50,59,99],"minimize":[51],"aperture":[52],"error.":[53],"Switched-embedded":[54],"dual-input":[55],"opamps":[56],"used":[58],"avoid":[60],"memory":[61],"effect":[62],"opamp-sharing":[64],"MDACs.":[65],"Using":[66],"0.18":[68],"um":[69],"1.8":[70],"V":[71],"TSMC":[72],"CMOS":[73],"process,":[74],"this":[75],"work":[76],"achieves":[77],"over":[78],"68.9":[79],"dB":[80],"SNDR":[81],"at":[82],"5":[84],"MHz":[85,90],"frequency":[92],"as":[93],"temperature":[94],"sweeps":[95],"from":[96],"-55":[97],"\u00b0C":[98],"125":[100],"\u00b0C.":[101]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}