{"id":"https://openalex.org/W2782617380","doi":"https://doi.org/10.1109/asicon.2017.8252567","title":"Low power mapping optimization of loops for dual-Vdd CGRAs","display_name":"Low power mapping optimization of loops for dual-Vdd CGRAs","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782617380","doi":"https://doi.org/10.1109/asicon.2017.8252567","mag":"2782617380"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085697053","display_name":"Kaijian Yuan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kaijian Yuan","raw_affiliation_strings":["National Digital Switching System Engineering & Technological Research Center, Zhengzhou, China"],"affiliations":[{"raw_affiliation_string":"National Digital Switching System Engineering & Technological Research Center, Zhengzhou, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103028325","display_name":"Xingming Zhang","orcid":"https://orcid.org/0000-0003-0215-8234"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xingming Zhang","raw_affiliation_strings":["National Digital Switching System Engineering & Technological Research Center, Zhengzhou, China"],"affiliations":[{"raw_affiliation_string":"National Digital Switching System Engineering & Technological Research Center, Zhengzhou, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085697053"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20669127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"60","issue":null,"first_page":"682","last_page":"685"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7192667126655579},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.671494722366333},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6684631705284119},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.5457687377929688},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.531511664390564},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5266266465187073},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5183871388435364},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5050516724586487},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.46102461218833923},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.4558528661727905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3868831396102905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3684176802635193},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.13199302554130554},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12316474318504333},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08405524492263794}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7192667126655579},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.671494722366333},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6684631705284119},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.5457687377929688},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.531511664390564},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5266266465187073},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5183871388435364},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5050516724586487},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.46102461218833923},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.4558528661727905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3868831396102905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3684176802635193},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.13199302554130554},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12316474318504333},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08405524492263794},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1570564108","https://openalex.org/W1964191474","https://openalex.org/W1985307174","https://openalex.org/W2023027709","https://openalex.org/W2122171990","https://openalex.org/W2164067033","https://openalex.org/W2172233839","https://openalex.org/W2214063558","https://openalex.org/W4250523893"],"related_works":["https://openalex.org/W2148967747","https://openalex.org/W4256534760","https://openalex.org/W3008658471","https://openalex.org/W2133860611","https://openalex.org/W2117548279","https://openalex.org/W1992520403","https://openalex.org/W2212628571","https://openalex.org/W1540273122","https://openalex.org/W2914115422","https://openalex.org/W2017719803"],"abstract_inverted_index":{"Coarse":[0],"Grained":[1],"Reconfigurable":[2],"Architecture":[3],"(CGRA)":[4],"is":[5,34],"a":[6,57,70],"promising":[7],"platform":[8],"based":[9],"on":[10,98],"its":[11],"high":[12],"performance":[13,26,48,62],"and":[14,30,49,63,68],"low":[15,71],"power.":[16],"Efficient":[17],"compilers":[18],"have":[19],"been":[20],"developed":[21],"for":[22],"improving":[23],"loop":[24,80],"mapping":[25,47],"using":[27],"modulo":[28],"scheduling,":[29],"the":[31,45,79,88,94],"Dual-Vdd":[32,76],"technique":[33],"popularly":[35],"used":[36],"to":[37],"reduce":[38,93],"power":[39,51,64,72,95],"consumption":[40,52],"in":[41],"CGRAs.":[42],"To":[43],"achieve":[44],"best":[46],"lowest":[50],"simultaneously,":[53],"this":[54],"paper":[55],"formulates":[56],"joint":[58],"optimization":[59,73,90],"problem":[60],"of":[61,66],"efficiency":[65],"CGRAs":[67],"proposes":[69],"approach":[74,91],"integrating":[75],"assignment":[77],"into":[78],"pipelining":[81],"mapping.":[82],"The":[83],"experimental":[84],"results":[85],"show":[86],"that":[87],"proposed":[89],"could":[92],"by":[96],"22.5%":[97],"average":[99],"without":[100],"decreasing":[101],"performance.":[102]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}