{"id":"https://openalex.org/W2783484616","doi":"https://doi.org/10.1109/asicon.2017.8252538","title":"IZIP: In-place zero overhead interconnect protection via PIP redundancy","display_name":"IZIP: In-place zero overhead interconnect protection via PIP redundancy","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783484616","doi":"https://doi.org/10.1109/asicon.2017.8252538","mag":"2783484616"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102161535","display_name":"Yi Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yi Luo","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028414036","display_name":"Adrian Evans","orcid":"https://orcid.org/0000-0002-2617-5007"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Adrian Evans","raw_affiliation_strings":["IROC Technologies, World Trade Center, Grenoble"],"affiliations":[{"raw_affiliation_string":"IROC Technologies, World Trade Center, Grenoble","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025156540","display_name":"Shi-Jie Wen","orcid":"https://orcid.org/0009-0002-7478-2351"},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shi-Jie Wen","raw_affiliation_strings":["Cisco Systems, Corporate Headquarters, San Jose, CA, United States"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Corporate Headquarters, San Jose, CA, United States","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111711578","display_name":"Rick Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rick Wong","raw_affiliation_strings":["Cisco Systems, Corporate Headquarters, San Jose, CA, United States"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Corporate Headquarters, San Jose, CA, United States","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006212733","display_name":"Gengsheng Chen","orcid":"https://orcid.org/0000-0003-1879-9415"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gengsheng Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102161535"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18684726,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"43","issue":null,"first_page":"565","last_page":"568"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7388107776641846},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7114892601966858},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6923002004623413},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6695064306259155},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6046043634414673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5967912077903748},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5640375018119812},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5155527591705322},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4571426510810852},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31473612785339355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2977653741836548},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2917998433113098},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09524506330490112},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06246146559715271}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7388107776641846},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7114892601966858},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6923002004623413},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6695064306259155},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6046043634414673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5967912077903748},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5640375018119812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5155527591705322},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4571426510810852},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31473612785339355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2977653741836548},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2917998433113098},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09524506330490112},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06246146559715271},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2016734546","https://openalex.org/W2033321019","https://openalex.org/W2039188166","https://openalex.org/W2044114416","https://openalex.org/W2046549786","https://openalex.org/W2106635847","https://openalex.org/W2115022735","https://openalex.org/W2116097016","https://openalex.org/W2163131937","https://openalex.org/W2166579337","https://openalex.org/W2532973401"],"related_works":["https://openalex.org/W1500230652","https://openalex.org/W4290647047","https://openalex.org/W2363504003","https://openalex.org/W2066033226","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4386933833","https://openalex.org/W1030007664"],"abstract_inverted_index":{"Modern":[0],"SRAM":[1],"based":[2],"FPGAs":[3],"(Field":[4],"Programmable":[5],"Gate":[6],"Arrays)":[7],"are":[8],"powerful,":[9],"but":[10],"due":[11],"to":[12,25],"the":[13,18,45,66,73,82],"soft":[14],"error":[15],"sensitivity":[16],"of":[17,68,76],"configuration":[19],"RAM":[20],"(CRAM),":[21],"it":[22],"is":[23],"difficult":[24],"use":[26],"them":[27],"in":[28,65,72,78],"high":[29],"reliability":[30],"applications.":[31],"We":[32,54],"present":[33],"a":[34,58,62],"new":[35],"technique,":[36],"called":[37],"IZIP":[38,56],"(In-place":[39],"Zero-overhead":[40],"Interconnect":[41],"Protection)":[42],"which":[43],"protects":[44],"programmable":[46],"interconnect":[47],"point":[48],"(PIP)":[49],"with":[50],"almost":[51],"zero":[52],"overhead.":[53],"demonstrate":[55],"on":[57],"commercial":[59],"FPGA":[60],"achieving":[61],"7%":[63],"reduction":[64],"number":[67,75],"critical":[69],"bits":[70],"and":[71],"total":[74],"errors":[77],"PIPs,":[79],"without":[80],"changing":[81],"original":[83],"placement.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}