{"id":"https://openalex.org/W2784122613","doi":"https://doi.org/10.1109/asicon.2017.8252522","title":"Synthesis and optimization of asynchronous dual rail encoded circuits based on partial acknowledgement","display_name":"Synthesis and optimization of asynchronous dual rail encoded circuits based on partial acknowledgement","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2784122613","doi":"https://doi.org/10.1109/asicon.2017.8252522","mag":"2784122613"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101520910","display_name":"Yu Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I152033890","display_name":"Hainan Normal University","ror":"https://ror.org/031dhcv14","country_code":"CN","type":"education","lineage":["https://openalex.org/I152033890"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yu Zhou","raw_affiliation_strings":["School of Information Science and Technology, Hainan Normal University, Haikou, China"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Hainan Normal University, Haikou, China","institution_ids":["https://openalex.org/I152033890"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001891046","display_name":"Chun Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I152033890","display_name":"Hainan Normal University","ror":"https://ror.org/031dhcv14","country_code":"CN","type":"education","lineage":["https://openalex.org/I152033890"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chun Shi","raw_affiliation_strings":["School of Information Science and Technology, Hainan Normal University, Haikou, China"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Hainan Normal University, Haikou, China","institution_ids":["https://openalex.org/I152033890"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100923185","display_name":"Zhengjie Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I152033890","display_name":"Hainan Normal University","ror":"https://ror.org/031dhcv14","country_code":"CN","type":"education","lineage":["https://openalex.org/I152033890"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengjie Deng","raw_affiliation_strings":["School of Information Science and Technology, Hainan Normal University, Haikou, China"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Hainan Normal University, Haikou, China","institution_ids":["https://openalex.org/I152033890"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["School of Engineering, Newcastle University, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Newcastle University, United Kingdom","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101520910"],"corresponding_institution_ids":["https://openalex.org/I152033890"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18931196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":null,"first_page":"496","last_page":"503"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8716681599617004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7287256717681885},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6934404969215393},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6223418712615967},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5790403485298157},{"id":"https://openalex.org/keywords/acknowledgement","display_name":"Acknowledgement","score":0.5297345519065857},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5036563277244568},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4997994899749756},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.42490315437316895},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4137665033340454},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24339807033538818},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21859654784202576},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16949141025543213},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.15354010462760925},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13298249244689941},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1038009524345398},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09244245290756226}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8716681599617004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7287256717681885},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6934404969215393},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6223418712615967},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5790403485298157},{"id":"https://openalex.org/C2777880217","wikidata":"https://www.wikidata.org/wiki/Q4674282","display_name":"Acknowledgement","level":2,"score":0.5297345519065857},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5036563277244568},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4997994899749756},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.42490315437316895},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4137665033340454},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24339807033538818},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21859654784202576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16949141025543213},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.15354010462760925},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13298249244689941},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1038009524345398},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09244245290756226},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W189036309","https://openalex.org/W1609287256","https://openalex.org/W1615203916","https://openalex.org/W1765538419","https://openalex.org/W1769133684","https://openalex.org/W1964078389","https://openalex.org/W1987360731","https://openalex.org/W1999082644","https://openalex.org/W2010803733","https://openalex.org/W2011039300","https://openalex.org/W2015420475","https://openalex.org/W2034809602","https://openalex.org/W2088115909","https://openalex.org/W2088643059","https://openalex.org/W2089155985","https://openalex.org/W2117897741","https://openalex.org/W2118913540","https://openalex.org/W2124449277","https://openalex.org/W2125625632","https://openalex.org/W2130434989","https://openalex.org/W2133290499","https://openalex.org/W2135694842","https://openalex.org/W2137978379","https://openalex.org/W2150269693","https://openalex.org/W2150872535","https://openalex.org/W2160642395","https://openalex.org/W2162346295","https://openalex.org/W2165341302","https://openalex.org/W2487142227","https://openalex.org/W4214490465","https://openalex.org/W4231670955","https://openalex.org/W4242865834","https://openalex.org/W4247600734","https://openalex.org/W6637799165","https://openalex.org/W6638190992","https://openalex.org/W6678608396","https://openalex.org/W6679747575","https://openalex.org/W6684264668","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2093992207","https://openalex.org/W2085028021","https://openalex.org/W3094139610","https://openalex.org/W2146990170","https://openalex.org/W2129978639","https://openalex.org/W304800142","https://openalex.org/W2388325543","https://openalex.org/W1993985975","https://openalex.org/W2035720669"],"abstract_inverted_index":{"In":[0,77],"this":[1,21],"paper,":[2],"a":[3,13,23],"systematic":[4],"design":[5],"flow":[6],"for":[7,80,96],"asynchronous":[8,32,50,102],"dual-rail":[9,38,44],"encoded":[10,39,45],"circuits":[11],"with":[12,74],"high":[14],"timing":[15],"robustness":[16],"level":[17],"is":[18,52,66],"introduced.":[19],"With":[20],"flow,":[22],"synchronous":[24],"Boolean":[25],"network":[26],"can":[27],"be":[28],"translated":[29],"into":[30],"its":[31],"counterpart":[33],"consisting":[34],"of":[35,99],"the":[36,48,56,100],"so-called":[37],"functional":[40],"modules":[41],"(DRFMs).":[42],"Each":[43],"variable":[46],"in":[47],"target":[49,101],"circuit":[51,58],"partially":[53],"acknowledged,":[54],"and":[55,72,83],"overall":[57],"satisfies":[59],"speed":[60],"independent":[61],"requirements.":[62],"The":[63],"translation":[64],"process":[65],"formulated":[67],"within":[68],"integer":[69],"programing":[70],"framework":[71],"solved":[73],"efficient":[75],"algorithms.":[76],"addition,":[78],"methods":[79],"designing":[81],"DRFMs":[82],"characterizing":[84],"their":[85],"propagation":[86],"delays":[87],"are":[88],"discussed,":[89],"as":[90,92],"well":[91],"simulation":[93],"techniques":[94],"used":[95],"performance":[97],"analysis":[98],"circuit.":[103]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}