{"id":"https://openalex.org/W2783480754","doi":"https://doi.org/10.1109/asicon.2017.8252509","title":"An area efficient low power ECoG front-end chip for digitalized subdural grid","display_name":"An area efficient low power ECoG front-end chip for digitalized subdural grid","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783480754","doi":"https://doi.org/10.1109/asicon.2017.8252509","mag":"2783480754"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103793628","display_name":"Chenjie Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chenjie Dong","raw_affiliation_strings":["State key laboratory of ASIC and systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State key laboratory of ASIC and systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081309090","display_name":"Han Jin","orcid":"https://orcid.org/0000-0001-7427-4600"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Han Jin","raw_affiliation_strings":["State key laboratory of ASIC and systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State key laboratory of ASIC and systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050652727","display_name":"Ik-Hwan Kim","orcid":"https://orcid.org/0000-0003-4667-6324"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"IkHwan Kim","raw_affiliation_strings":["State key laboratory of ASIC and systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State key laboratory of ASIC and systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100385871","display_name":"Chenyu Wang","orcid":"https://orcid.org/0000-0002-4668-1572"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenyu Wang","raw_affiliation_strings":["State key laboratory of ASIC and systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State key laboratory of ASIC and systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049714364","display_name":"Yajie Qin","orcid":"https://orcid.org/0000-0002-4879-5995"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yajie Qin","raw_affiliation_strings":["State key laboratory of ASIC and systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State key laboratory of ASIC and systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024591419","display_name":"Lirong Zheng","orcid":"https://orcid.org/0000-0003-0888-6769"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lirong Zheng","raw_affiliation_strings":["State key laboratory of ASIC and systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State key laboratory of ASIC and systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5103793628"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19294027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"444","last_page":"447"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.6955315470695496},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6264792680740356},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5697631239891052},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47689583897590637},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4632699489593506},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42436888813972473},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4203820824623108},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.415894478559494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3787115216255188},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.367207795381546},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2814183235168457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26696377992630005},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21107646822929382},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.09132418036460876}],"concepts":[{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.6955315470695496},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6264792680740356},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5697631239891052},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47689583897590637},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4632699489593506},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42436888813972473},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4203820824623108},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.415894478559494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3787115216255188},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.367207795381546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2814183235168457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26696377992630005},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21107646822929382},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.09132418036460876},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1526566123","https://openalex.org/W2084344892","https://openalex.org/W2112098336","https://openalex.org/W2291094687","https://openalex.org/W2307877672","https://openalex.org/W2322405567"],"related_works":["https://openalex.org/W2071118425","https://openalex.org/W1837570977","https://openalex.org/W2662219006","https://openalex.org/W2783265296","https://openalex.org/W4400979135","https://openalex.org/W2142217172","https://openalex.org/W2028499810","https://openalex.org/W2074787779","https://openalex.org/W3144946090","https://openalex.org/W1579620770"],"abstract_inverted_index":{"An":[0],"area":[1],"efficient":[2],"and":[3,34,52],"low":[4],"power":[5,47],"electrocorticogram":[6],"(ECoG)":[7],"front-end":[8,23,38],"chip":[9],"for":[10],"digitalized":[11],"subdural":[12],"grid":[13],"is":[14],"proposed":[15],"in":[16,58],"this":[17],"paper,":[18],"which":[19],"consists":[20],"of":[21,44,49,56,61,78],"64":[22],"recording":[24,39],"channels,":[25],"8":[26],"10-bit":[27,67],"ADCs,":[28],"one":[29],"SRAM":[30],"buffer,":[31],"internal":[32],"oscillator":[33],"bandgap":[35],"reference.":[36],"Each":[37],"channel":[40],"achieves":[41,70],"a":[42,46],"gain":[43],"60dB,":[45],"dissipation":[48],"16.18":[50],"\u03bcW,":[51],"integrated":[53,66],"input-referred":[54],"noise":[55],"1.34\u03bcV":[57],"the":[59,76],"range":[60],"1Hz":[62],"to":[63],"300Hz.":[64],"The":[65],"SAR":[68],"ADC":[69],"A/D":[71],"conversion":[72],"on":[73],"chip,":[74],"decreasing":[75],"number":[77],"transmission":[79],"lines":[80],"with":[81],"improved":[82],"anti-interference":[83],"ability.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}