{"id":"https://openalex.org/W2782966897","doi":"https://doi.org/10.1109/asicon.2017.8252456","title":"A fully pipelined hardware architecture for convolutional neural network with low memory usage and DRAM bandwidth","display_name":"A fully pipelined hardware architecture for convolutional neural network with low memory usage and DRAM bandwidth","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782966897","doi":"https://doi.org/10.1109/asicon.2017.8252456","mag":"2782966897"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252456","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029039359","display_name":"Zhiwei Li","orcid":"https://orcid.org/0000-0003-4575-5258"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiwei Li","raw_affiliation_strings":["Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100723045","display_name":"Yan Li","orcid":"https://orcid.org/0009-0000-1331-9182"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Li","raw_affiliation_strings":["Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Song Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Chen","raw_affiliation_strings":["Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075371575","display_name":"Feng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Wu","raw_affiliation_strings":["Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Sci. & Tech., University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.20146903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"17","issue":null,"first_page":"237","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8280508518218994},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7927234172821045},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.7055354118347168},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6642391681671143},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5809894800186157},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5385362505912781},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4985079765319824},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48575642704963684},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4719756543636322},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4638661742210388},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.4547748267650604},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.451959490776062},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4492468237876892},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43682777881622314},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.4314318895339966},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19180002808570862},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13976067304611206},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09124496579170227}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8280508518218994},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7927234172821045},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7055354118347168},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6642391681671143},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5809894800186157},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5385362505912781},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4985079765319824},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48575642704963684},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4719756543636322},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4638661742210388},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.4547748267650604},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.451959490776062},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4492468237876892},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43682777881622314},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.4314318895339966},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19180002808570862},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13976067304611206},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09124496579170227},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252456","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1772650917","https://openalex.org/W1964471912","https://openalex.org/W2009832130","https://openalex.org/W2024122052","https://openalex.org/W2048266589","https://openalex.org/W2053968820","https://openalex.org/W2094756095","https://openalex.org/W2096645269","https://openalex.org/W2102605133","https://openalex.org/W2152839228","https://openalex.org/W2163605009","https://openalex.org/W2289252105","https://openalex.org/W2963502507","https://openalex.org/W3004171485","https://openalex.org/W3004531124","https://openalex.org/W6638039622","https://openalex.org/W6684191040"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W4377693460","https://openalex.org/W2033683327","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W4236419692"],"abstract_inverted_index":{"As":[0],"a":[1,29,35,125],"typical":[2],"deep":[3],"learning":[4],"model,":[5],"Convolutional":[6],"Neural":[7],"Network":[8],"(CNN)":[9],"has":[10],"shown":[11],"excellent":[12],"ability":[13],"in":[14,23],"solving":[15],"complex":[16],"classification":[17],"problems.":[18],"To":[19],"apply":[20],"CNN":[21,126],"models":[22],"mobile":[24],"ends":[25],"and":[26,87],"wearable":[27],"devices,":[28],"fully":[30],"pipelined":[31],"hardware":[32],"architecture":[33,82,117],"adopting":[34],"Row":[36,53],"Processing":[37],"Tree":[38],"(RPT)":[39],"structure":[40],"with":[41,92],"small":[42],"memory":[43,86],"resource":[44],"consumption":[45],"between":[46],"convolutional":[47,129],"layers":[48],"is":[49,57,105],"proposed.":[50],"A":[51],"modified":[52,94,102],"Stationary":[54],"(RS)":[55],"dataflow":[56,104],"implemented":[58],"to":[59],"evaluate":[60],"the":[61,65,66,75,80,93,98,101,110],"RPT":[62,81,113,116],"architecture.":[63,114],"Under":[64],"same":[67],"work":[68],"frequency":[69],"requirement":[70],"for":[71],"these":[72],"two":[73],"architectures,":[74],"experimental":[76],"results":[77],"show":[78],"that":[79],"reduces":[83],"91%":[84],"on-chip":[85],"75%":[88],"DRAM":[89],"bandwidth":[90],"compared":[91],"RS":[95,103],"dataflow,":[96],"but":[97],"throughput":[99],"of":[100],"3":[106],"times":[107],"higher":[108],"than":[109],"our":[111],"proposed":[112],"The":[115],"can":[118],"achieve":[119],"121fps":[120],"at":[121],"100MHZ":[122],"while":[123],"processing":[124],"including":[127],"4":[128],"layers.":[130]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}