{"id":"https://openalex.org/W2783532435","doi":"https://doi.org/10.1109/asicon.2017.8252444","title":"Research of a reconfigurable coarse-grained cryptographic processing unit based on different operation similar structure","display_name":"Research of a reconfigurable coarse-grained cryptographic processing unit based on different operation similar structure","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783532435","doi":"https://doi.org/10.1109/asicon.2017.8252444","mag":"2783532435"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100367530","display_name":"Longmei Nan","orcid":"https://orcid.org/0000-0002-1572-6088"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Longmei Nan","raw_affiliation_strings":["ASIC & System State Key Laboratory of Fudan University, Shanghai, China","Zhengzhou Institute of Information Technology, Zhengzhou, China"],"affiliations":[{"raw_affiliation_string":"ASIC & System State Key Laboratory of Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Zhengzhou Institute of Information Technology, Zhengzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115590332","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["ASIC & System State Key Laboratory of Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC & System State Key Laboratory of Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063001251","display_name":"Zhouchuang Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhouchuang Wang","raw_affiliation_strings":["Zhengzhou Institute of Information Technology, Zhengzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhengzhou Institute of Information Technology, Zhengzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047051268","display_name":"Yiran Du","orcid":"https://orcid.org/0000-0003-4386-1620"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yiran Du","raw_affiliation_strings":["Zhengzhou Institute of Information Technology, Zhengzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhengzhou Institute of Information Technology, Zhengzhou, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100318074","display_name":"Wei Li","orcid":"https://orcid.org/0000-0001-9583-9199"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["Zhengzhou Institute of Information Technology, Zhengzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhengzhou Institute of Information Technology, Zhengzhou, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100367530"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5415751,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6947287917137146},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6734616160392761},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6236163973808289},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5872745513916016},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5143626928329468},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.5053210854530334},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47537532448768616},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4668330252170563},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45996055006980896},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4425593316555023},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3980944752693176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35975372791290283},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3555644452571869},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3305283784866333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23866283893585205},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15626513957977295},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14193683862686157},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12688028812408447},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1156255304813385},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.11360833048820496},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10220488905906677},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.09959182143211365},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07255220413208008}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6947287917137146},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6734616160392761},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6236163973808289},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5872745513916016},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5143626928329468},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.5053210854530334},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47537532448768616},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4668330252170563},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45996055006980896},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4425593316555023},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3980944752693176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35975372791290283},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3555644452571869},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3305283784866333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23866283893585205},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15626513957977295},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14193683862686157},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12688028812408447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1156255304813385},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.11360833048820496},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10220488905906677},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.09959182143211365},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07255220413208008},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2121875547","https://openalex.org/W2127172196","https://openalex.org/W2169920190","https://openalex.org/W2316671010","https://openalex.org/W6678614151"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W3093936885","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1610354793","https://openalex.org/W3152848544","https://openalex.org/W2269124553","https://openalex.org/W2357494360","https://openalex.org/W2604877941"],"abstract_inverted_index":{"This":[0],"paper":[1,71],"proposed":[2,46,88,127],"a":[3,16,73,91,121],"feedback":[4,63,128],"shift":[5,64,129],"register":[6,65,130],"structure":[7,47,89,131],"which":[8],"can":[9,48,132],"be":[10,133],"split,":[11],"it":[12],"is":[13,39,120],"based":[14,76],"on":[15,77],"research":[17,29],"of":[18,24,95,103],"operating":[19],"characteristics":[20],"about":[21],"70":[22],"kinds":[23],"cryptographic":[25],"algorithms":[26],"and":[27,66,82,125],"the":[28,32,42,45,50,60,83,87,98,107,113,126],"shows":[30],"that":[31,86],"\u201cdifferent":[33,114],"operations":[34,115],"similar":[35,116],"structure\u201d":[36,117],"reconfigurable":[37,118,140],"design":[38,119,123],"feasible.":[40],"Under":[41],"configuration":[43],"information,":[44],"implement":[49],"multiplication":[51],"in":[52],"finite":[53],"field":[54],"GF(2":[55],"<sup":[56],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[57],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">n</sup>":[58],"),":[59],"multiply/divide":[61],"linear":[62],"other":[67],"operations.":[68],"Finally,":[69],"this":[70],"did":[72],"logic":[74],"synthesis":[75],"55nm":[78],"CMOS":[79],"standard-cell":[80],"library":[81],"results":[84],"show":[85],"gets":[90],"hardware":[92],"resource":[93],"saving":[94,102],"nearly":[96,104],"32%,":[97],"average":[99],"power":[100],"consumption":[101],"55%":[105],"without":[106],"critical":[108],"delay":[109],"increasing":[110],"significantly.":[111],"Therefore,":[112],"new":[122],"method":[124],"an":[134],"important":[135],"processing":[136],"unit":[137],"for":[138],"coarse-grained":[139],"cryptologic":[141],"array.":[142]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}