{"id":"https://openalex.org/W2784311438","doi":"https://doi.org/10.1109/asicon.2017.8252438","title":"A harmonic-free cell-based all-digital delay-locked loop for die-to-die clock synchronization of 3-D IC","display_name":"A harmonic-free cell-based all-digital delay-locked loop for die-to-die clock synchronization of 3-D IC","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2784311438","doi":"https://doi.org/10.1109/asicon.2017.8252438","mag":"2784311438"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108575617","display_name":"Tailong Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tailong Xu","raw_affiliation_strings":["Department of Electronic Information and Electrical Engineering, Hefei University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Information and Electrical Engineering, Hefei University, Hefei, China","institution_ids":["https://openalex.org/I39774598"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100765599","display_name":"Feng Xue","orcid":"https://orcid.org/0000-0001-8518-5339"},"institutions":[{"id":"https://openalex.org/I4210088165","display_name":"Anhui Sanlian University","ror":"https://ror.org/012sfmg27","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210088165"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Xue","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Anhui Sanlian University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Anhui Sanlian University, Hefei, China","institution_ids":["https://openalex.org/I4210088165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062180403","display_name":"Zhikuang Cai","orcid":"https://orcid.org/0000-0002-0264-3849"},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhikuang Cai","raw_affiliation_strings":["College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020594075","display_name":"Xinning Liu","orcid":"https://orcid.org/0000-0001-9035-2189"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinning Liu","raw_affiliation_strings":["National ASIC System Engineering Research Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100586288","display_name":"Shuo Meng","orcid":"https://orcid.org/0009-0001-0028-4889"},"institutions":[{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuo Meng","raw_affiliation_strings":["Department of Electronic Information and Electrical Engineering, Hefei University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Information and Electrical Engineering, Hefei University, Hefei, China","institution_ids":["https://openalex.org/I39774598"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108575617"],"corresponding_institution_ids":["https://openalex.org/I39774598"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18997075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"167","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6420932412147522},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6259931325912476},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.580995500087738},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5694372057914734},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5448534488677979},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.528501570224762},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5097355246543884},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5063642263412476},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4930371940135956},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.46127840876579285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4538487493991852},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.43070870637893677},{"id":"https://openalex.org/keywords/harmonic","display_name":"Harmonic","score":0.4206332862377167},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4195924401283264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40179553627967834},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3923172950744629},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3680724501609802},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.20722350478172302},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1444704532623291},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11869260668754578}],"concepts":[{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6420932412147522},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6259931325912476},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.580995500087738},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5694372057914734},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5448534488677979},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.528501570224762},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5097355246543884},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5063642263412476},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4930371940135956},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.46127840876579285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4538487493991852},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.43070870637893677},{"id":"https://openalex.org/C127934551","wikidata":"https://www.wikidata.org/wiki/Q1148098","display_name":"Harmonic","level":2,"score":0.4206332862377167},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4195924401283264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40179553627967834},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3923172950744629},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3680724501609802},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.20722350478172302},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1444704532623291},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11869260668754578},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2018092108","https://openalex.org/W2018623323","https://openalex.org/W2044230919","https://openalex.org/W2066210619","https://openalex.org/W2126052777","https://openalex.org/W2130923737"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W3006003651","https://openalex.org/W2474747038","https://openalex.org/W2169622190","https://openalex.org/W2174922170","https://openalex.org/W2040807843","https://openalex.org/W2052455055","https://openalex.org/W4249038728","https://openalex.org/W2001020839","https://openalex.org/W2559451387"],"abstract_inverted_index":{"A":[0],"wide-range":[1],"and":[2,33,59,111,124],"harmonic-free":[3],"cell-based":[4],"all-digital":[5],"delay-locked":[6],"loop":[7],"(ADDLL)":[8],"is":[9,85,95,103,115],"proposed":[10,22],"for":[11],"die-to-die":[12],"clock":[13,36,126],"synchronization":[14],"of":[15,42,107],"three-dimensional":[16],"integrated":[17],"circuits":[18],"(3-D":[19],"ICs).":[20],"The":[21,87],"ADDLL":[23],"can":[24],"tolerate":[25],"delay":[26,51],"variations":[27],"between":[28,38],"through":[29],"silicon":[30],"vias":[31],"(TSVs)":[32],"synchronize":[34],"the":[35,56,68,80,92,100,108,112],"signals":[37],"vertically":[39],"stacked":[40],"dies":[41],"a":[43],"given":[44],"3-D":[45],"IC.":[46],"It":[47],"uses":[48],"resettable":[49],"digital-controlled":[50],"lines":[52],"(DCDLs)":[53],"to":[54,66,98,117],"solve":[55],"harmonic-locking":[57],"problem,":[58],"adopts":[60],"successive":[61],"approximation":[62],"register-controlled":[63],"(SAR)":[64],"scheme":[65],"shorten":[67],"lock":[69,101],"process.":[70],"Designed":[71],"in":[72],"65nm":[73],"CMOS":[74],"low":[75],"power":[76,113],"standard":[77],"cell":[78],"library,":[79],"total":[81],"layout":[82],"active":[83],"area":[84],"133\u03bcm\u00d7133\u03bcm.":[86],"simulation":[88],"results":[89],"show":[90],"that":[91],"operating":[93],"frequency":[94],"from":[96],"112MHz":[97],"1.5GHz,":[99],"time":[102],"constant":[104],"62":[105],"cycles":[106],"input":[109],"clock,":[110],"consumption":[114],"estimated":[116],"be":[118],"1.1mW":[119],"at":[120],"1.2V":[121],"supply":[122],"voltage":[123],"1.5GHz":[125],"frequency.":[127]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}