{"id":"https://openalex.org/W2783711786","doi":"https://doi.org/10.1109/asicon.2017.8252401","title":"An efficient parity rearrangement coding scheme for RRAM thermal crosstalk effects","display_name":"An efficient parity rearrangement coding scheme for RRAM thermal crosstalk effects","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2783711786","doi":"https://doi.org/10.1109/asicon.2017.8252401","mag":"2783711786"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2017.8252401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100616601","display_name":"Yun Li","orcid":"https://orcid.org/0000-0002-1195-5000"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yun Li","raw_affiliation_strings":["University of Chinese Academy of Science, Beijing, China"],"affiliations":[{"raw_affiliation_string":"University of Chinese Academy of Science, Beijing, China","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019298111","display_name":"Haihua Shen","orcid":"https://orcid.org/0000-0002-1876-9534"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hai-Hua Shen","raw_affiliation_strings":["State Key Laboratory of Computer Architecture University of Chinese Academy of Science, Beijing, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Computer Architecture University of Chinese Academy of Science, Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029512731","display_name":"Ce Li","orcid":"https://orcid.org/0000-0002-4627-6112"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ce Li","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061762809","display_name":"Feng Zhang","orcid":"https://orcid.org/0000-0003-4373-4058"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Zhang","raw_affiliation_strings":["University of Chinese Academy of Science, Beijing, China"],"affiliations":[{"raw_affiliation_string":"University of Chinese Academy of Science, Beijing, China","institution_ids":["https://openalex.org/I4210165038"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100616601"],"corresponding_institution_ids":["https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.18771796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"20","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11128","display_name":"Transition Metal Oxide Nanomaterials","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2507","display_name":"Polymers and Plastics"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8921139240264893},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6326333284378052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.616861879825592},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6070600152015686},{"id":"https://openalex.org/keywords/parity-bit","display_name":"Parity bit","score":0.48786306381225586},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4443264603614807},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4198744297027588},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38096314668655396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36589670181274414},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3317926228046417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23415341973304749},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1421028971672058}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8921139240264893},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6326333284378052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.616861879825592},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6070600152015686},{"id":"https://openalex.org/C131521367","wikidata":"https://www.wikidata.org/wiki/Q625502","display_name":"Parity bit","level":2,"score":0.48786306381225586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4443264603614807},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4198744297027588},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38096314668655396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36589670181274414},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3317926228046417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23415341973304749},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1421028971672058},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2017.8252401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2017.8252401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 12th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","score":0.6200000047683716,"display_name":"Quality Education"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2045197688","https://openalex.org/W2050500844","https://openalex.org/W2086074825","https://openalex.org/W2099004263","https://openalex.org/W2141710004","https://openalex.org/W2252333749","https://openalex.org/W2297781193","https://openalex.org/W2415829409","https://openalex.org/W4252689861","https://openalex.org/W4365800126"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W4206468571","https://openalex.org/W4298011929","https://openalex.org/W4381388454"],"abstract_inverted_index":{"Resistive":[0],"random":[1],"access":[2],"memory":[3,9],"(RRAM)":[4],"is":[5],"a":[6,45,127],"promising":[7],"non-volatile":[8],"owing":[10],"to":[11,67],"its":[12],"low":[13],"operation":[14],"voltage,":[15],"small":[16],"area,":[17],"and":[18,38,84],"good":[19],"scalability.":[20],"However,":[21],"the":[22,29,69,78,81,88,102],"thermal":[23,72,107],"crosstalk":[24,73,108],"issue":[25],"will":[26],"significantly":[27],"impact":[28],"retention":[30],"properties":[31],"of":[32,47,71,119,131],"RRAM":[33,94,138],"for":[34,92],"high":[35],"density":[36],"integration":[37],"frequent":[39],"writing":[40],"operation,":[41],"which":[42],"commonly":[43],"causes":[44],"series":[46],"error":[48,103],"flips":[49,104],"in":[50,74],"some":[51],"serious":[52],"situations.":[53],"In":[54],"this":[55],"paper,":[56],"we":[57],"propose":[58],"an":[59],"efficient":[60],"parity":[61],"rearrangement":[62],"coding":[63],"scheme,":[64],"named":[65],"PRCoder,":[66],"alleviate":[68],"influence":[70],"RRAM.":[75],"We":[76],"implement":[77],"PRCoder":[79,99,125],"at":[80,87],"algorithm":[82],"level":[83,91],"simulated":[85],"it":[86],"hardware":[89],"circuits":[90],"different":[93],"applications.":[95],"Experiments":[96],"show":[97],"that":[98],"can":[100],"reduce":[101],"caused":[105],"by":[106,109],"about":[110],"32.7%":[111],"on":[112],"average":[113],"with":[114,133],"only":[115],"one":[116],"extra":[117],"bit":[118],"redundancy":[120],"per":[121],"storage":[122],"line.":[123],"Moreover,":[124],"incurs":[126],"negligible":[128],"performance":[129],"overhead":[130],"~0.3%":[132],"less":[134],"than":[135],"0.008%":[136],"additional":[137],"area.":[139]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}