{"id":"https://openalex.org/W2480524469","doi":"https://doi.org/10.1109/asicon.2015.7517209","title":"A low-cost SoC implementation of AES algorithm for bio-signals","display_name":"A low-cost SoC implementation of AES algorithm for bio-signals","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2480524469","doi":"https://doi.org/10.1109/asicon.2015.7517209","mag":"2480524469"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101674775","display_name":"Zhicheng Xie","orcid":"https://orcid.org/0000-0003-3667-5280"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhicheng Xie","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066674438","display_name":"Jun Han","orcid":"https://orcid.org/0000-0002-5245-0754"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Han","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101814984","display_name":"Jianwei Yang","orcid":"https://orcid.org/0000-0002-8329-968X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianwei Yang","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100767491","display_name":"Lijun Zhou","orcid":"https://orcid.org/0000-0002-9787-8295"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijun Zhou","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101674775"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20771468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6495009064674377},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5782151222229004},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5663349628448486},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.5137120485305786},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5124219059944153},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4993445873260498},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4786880612373352},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4439657926559448},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40432965755462646},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3819039463996887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.348910927772522},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15135541558265686},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14366644620895386},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10959747433662415},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.0922023355960846},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07877078652381897}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6495009064674377},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5782151222229004},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5663349628448486},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.5137120485305786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5124219059944153},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4993445873260498},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4786880612373352},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4439657926559448},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40432965755462646},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3819039463996887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.348910927772522},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15135541558265686},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14366644620895386},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10959747433662415},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0922023355960846},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07877078652381897},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2007220779","https://openalex.org/W2112244944","https://openalex.org/W2114972738","https://openalex.org/W2125329961","https://openalex.org/W2153863923"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W4376480820","https://openalex.org/W3155891479","https://openalex.org/W3029351463","https://openalex.org/W4308600690"],"abstract_inverted_index":{"A":[0],"low-cost":[1],"SoC":[2],"implementation":[3],"of":[4,24,86,90,100],"AES":[5,44,78],"algorithm":[6,79],"for":[7,83],"bio-signals":[8],"is":[9,104,113],"proposed":[10],"in":[11],"this":[12,64],"paper.":[13],"In":[14,63,93],"order":[15],"to":[16],"reduce":[17],"signal":[18],"delay,":[19],"we":[20,66],"propose":[21],"three":[22],"kinds":[23],"structure,":[25],"namely":[26],"the":[27,30,36,39,50,84,88,91,98,101,110,116],"classic":[28],"architecture,":[29],"architecture":[31,37,51],"including":[32],"a":[33,48,68,76],"DMA":[34],"and":[35,43,60,75,115],"with":[38,52],"wavelet":[40,72],"transform":[41],"module":[42,45],"integrated.":[46],"As":[47],"result,":[49],"modules":[53],"integrated":[54],"can":[55],"obtain":[56],"minimum":[57,61],"data":[58],"latency":[59],"area.":[62],"design,":[65],"present":[67],"simplified":[69],"5/3":[70],"lifting":[71],"processor":[73],"(LWP)":[74],"compact":[77],"hardware":[80],"accelerator":[81],"(AESACR)":[82],"purpose":[85],"reducing":[87],"area":[89,99],"SoC.":[92],"SMIC":[94],"65nm":[95],"CMOS":[96],"process,":[97],"optimal":[102],"structure":[103],"48813um":[105],"<sup":[106],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[107],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[108],"Meanwhile,":[109],"maximum":[111,117],"throughput":[112],"633Mbps":[114],"frequency":[118],"reaches":[119],"1GHz.":[120]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}