{"id":"https://openalex.org/W2503001858","doi":"https://doi.org/10.1109/asicon.2015.7517196","title":"An automatic software/hardware verification platform prototype for reconfigurable audio algorithm in media SoC","display_name":"An automatic software/hardware verification platform prototype for reconfigurable audio algorithm in media SoC","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2503001858","doi":"https://doi.org/10.1109/asicon.2015.7517196","mag":"2503001858"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100459073","display_name":"Zheng Zheng","orcid":"https://orcid.org/0000-0001-7922-9067"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zheng Zheng","raw_affiliation_strings":["The Key Lab of IMS, Peking University Shenzhen Graduate School, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of IMS, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102009435","display_name":"Xin\u2019an Wang","orcid":"https://orcid.org/0000-0002-9712-8531"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinan Wang","raw_affiliation_strings":["The Key Lab of IMS, Peking University Shenzhen Graduate School, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of IMS, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078875524","display_name":"Zhaoyang Guo","orcid":"https://orcid.org/0000-0002-3869-4170"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaoyang Guo","raw_affiliation_strings":["The Key Lab of IMS, Peking University Shenzhen Graduate School, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Lab of IMS, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101616459","display_name":"Guoxing Zhang","orcid":"https://orcid.org/0000-0003-0548-2865"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guoxing Zhang","raw_affiliation_strings":["Shenzhen Micro & Nano Research Institute of IC and System Applications, Shenzhen, Guangdong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shenzhen Micro & Nano Research Institute of IC and System Applications, Shenzhen, Guangdong, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.2126943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7513275742530823},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6915022134780884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5812671184539795},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5529143214225769},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4941876232624054},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4897780418395996},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4758191704750061},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4347221255302429},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.42564231157302856},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4211944341659546},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4083525836467743},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.22587305307388306},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.22485694289207458},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1894795000553131},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.12374049425125122}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7513275742530823},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6915022134780884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5812671184539795},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5529143214225769},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4941876232624054},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4897780418395996},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4758191704750061},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4347221255302429},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.42564231157302856},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4211944341659546},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4083525836467743},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.22587305307388306},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.22485694289207458},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1894795000553131},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.12374049425125122}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2056497747","https://openalex.org/W2093442487","https://openalex.org/W2130513448","https://openalex.org/W2151181453","https://openalex.org/W2171267613","https://openalex.org/W2473733908","https://openalex.org/W6721314357"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W4205300843","https://openalex.org/W2929969821","https://openalex.org/W3155012083","https://openalex.org/W2354470518","https://openalex.org/W3120172095","https://openalex.org/W1985271980","https://openalex.org/W4375946032","https://openalex.org/W4389429005"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3,8,72],"automatic":[4,58,73],"verification":[5,47,51,59,74,82,89],"platform":[6,79],"for":[7],"audio":[9,27,40],"algorithm":[10,28,33,118],"in":[11],"media":[12,20],"System":[13],"on":[14,61,80],"Chip":[15],"(SoC)":[16],"named":[17],"HA01.":[18],"For":[19],"SoC,":[21],"the":[22,45,68,81,85,112],"complexity":[23],"of":[24,32,38,83,88],"internal":[25],"reconfigurable":[26],"and":[29,48,55,65,111],"configuration":[30],"process":[31],"leads":[34],"to":[35],"large":[36],"amounts":[37],"test":[39],"patterns.":[41],"We":[42],"recognize":[43],"that":[44],"functional":[46],"FPGA":[49],"prototype":[50],"can":[52],"share":[53],"modules":[54],"thus":[56],"achieve":[57],"based":[60],"corporation":[62],"between":[63],"software":[64],"hardware.":[66],"Under":[67],"methodology,":[69],"we":[70],"developed":[71],"platform.":[75],"By":[76],"applying":[77],"this":[78],"HA01,":[84],"time":[86],"cost":[87],"reduced":[90],"more":[91],"than":[92],"50%.":[93],"HA01":[94],"is":[95,104,115],"fabricated":[96],"under":[97],"0.13\u03bcm":[98],"by":[99],"SMIC,":[100],"total":[101],"chip":[102],"area":[103],"9.92":[105],"mm":[106],"<sup":[107],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[108],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[109],",":[110],"max":[113],"power":[114],"43.5mW":[116],"when":[117],"running":[119],"at":[120],"rated":[121],"operating":[122],"frequency":[123],"50MHz.":[124]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}