{"id":"https://openalex.org/W2494995167","doi":"https://doi.org/10.1109/asicon.2015.7517184","title":"Lateral asynchronous and vertical synchronous 3D Network on Chip with double pumped vertical links","display_name":"Lateral asynchronous and vertical synchronous 3D Network on Chip with double pumped vertical links","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2494995167","doi":"https://doi.org/10.1109/asicon.2015.7517184","mag":"2494995167"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009522891","display_name":"Yuxiang Fu","orcid":"https://orcid.org/0000-0003-1351-5460"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuxiang Fu","raw_affiliation_strings":["Institute of VLSI Design, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100361096","display_name":"Li Li","orcid":"https://orcid.org/0000-0002-1047-6067"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Li","raw_affiliation_strings":["Institute of VLSI Design, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101793601","display_name":"Yuang Zhang","orcid":"https://orcid.org/0000-0003-2054-1595"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuang Zhang","raw_affiliation_strings":["Institute of VLSI Design, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027952470","display_name":"Hongbing Pan","orcid":"https://orcid.org/0000-0002-7181-8278"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbing Pan","raw_affiliation_strings":["Institute of VLSI Design, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102668439","display_name":"Feng Han","orcid":"https://orcid.org/0000-0002-2461-4897"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Han","raw_affiliation_strings":["Institute of VLSI Design, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100366630","display_name":"Kun Wang","orcid":"https://orcid.org/0000-0002-0034-209X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Wang","raw_affiliation_strings":["Institute of VLSI Design, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5009522891"],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25586576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10083","display_name":"Graphene research and applications","score":0.982200026512146,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6523642539978027},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6100683212280273},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.577240526676178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5705715417861938},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5422760248184204},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5369190573692322},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5068631768226624},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4920472800731659},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44080469012260437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4375268220901489},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4347003102302551},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3202189803123474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24007898569107056},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22087734937667847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20020610094070435},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15715616941452026},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08966755867004395},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.07942098379135132}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6523642539978027},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6100683212280273},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.577240526676178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5705715417861938},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5422760248184204},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5369190573692322},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5068631768226624},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4920472800731659},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44080469012260437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4375268220901489},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4347003102302551},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3202189803123474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24007898569107056},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22087734937667847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20020610094070435},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15715616941452026},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08966755867004395},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.07942098379135132},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W191514637","https://openalex.org/W1978358211","https://openalex.org/W2011177808","https://openalex.org/W2014189044","https://openalex.org/W2099034654","https://openalex.org/W2125082141","https://openalex.org/W2139882509","https://openalex.org/W2161139298","https://openalex.org/W2170509098","https://openalex.org/W4205615784","https://openalex.org/W4206989268"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2089377260","https://openalex.org/W2046139226","https://openalex.org/W2513353273","https://openalex.org/W2549021975","https://openalex.org/W2052816277","https://openalex.org/W2333804548","https://openalex.org/W2167988973","https://openalex.org/W2535331497"],"abstract_inverted_index":{"Through":[0],"Silicon":[1],"Vias":[2],"(TSVs)":[3],"based":[4],"3D":[5,39,65,107],"Network":[6],"on":[7],"Chip":[8],"(NoC)":[9],"is":[10],"a":[11],"promising":[12],"communication":[13],"platform":[14],"solution":[15],"for":[16,106],"future":[17],"multicore":[18],"systems.":[19],"Due":[20],"to":[21],"the":[22,34,53,57,74,77,81,85,89,101,116],"cost":[23,79,103],"in":[24,38],"terms":[25],"of":[26,36,56,84],"yield,":[27],"chip":[28],"area":[29,75,96,121],"and":[30,61,72,80,99,114,120],"design":[31,46,55],"complexity,":[32],"minimizing":[33],"number":[35],"TSVs":[37],"integrated":[40],"circuits":[41],"has":[42],"become":[43],"an":[44],"important":[45],"issue.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51],"present":[52],"circuit":[54],"proposed":[58,90],"lateral":[59],"asynchronous":[60],"vertical":[62,70],"synchronous":[63],"(LAVS)":[64],"NoC":[66,108],"with":[67,109],"double":[68],"pumped":[69],"links":[71],"evaluate":[73],"overhead,":[76],"die":[78,102],"network":[82],"performance":[83,119],"scheme.":[86],"Experiment":[87],"shows":[88],"scheme":[91],"reduces":[92,100],"overall":[93],"router":[94],"silicon":[95],"by":[97,104,122],"39.8%,":[98],"20%":[105],"64":[110],"nodes":[111],"each":[112],"layer,":[113],"improves":[115],"ratio":[117],"between":[118],"16.8%.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}