{"id":"https://openalex.org/W2498035609","doi":"https://doi.org/10.1109/asicon.2015.7517171","title":"FPGA bitstream compression and decompression based on LZ77 algorithm and BMC technique","display_name":"FPGA bitstream compression and decompression based on LZ77 algorithm and BMC technique","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2498035609","doi":"https://doi.org/10.1109/asicon.2015.7517171","mag":"2498035609"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014685690","display_name":"Yuanpei Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuanpei Gao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047051680","display_name":"Haijiang Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haijiang Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100370463","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-5421-5678"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014685690"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":1.2943,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.87081913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7945076823234558},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7892501354217529},{"id":"https://openalex.org/keywords/compression-ratio","display_name":"Compression ratio","score":0.6825530529022217},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6461198925971985},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.6453069448471069},{"id":"https://openalex.org/keywords/golomb-coding","display_name":"Golomb coding","score":0.592719554901123},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5164940357208252},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4341079592704773},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.42787522077560425},{"id":"https://openalex.org/keywords/data-compression-ratio","display_name":"Data compression ratio","score":0.419757604598999},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41911688446998596},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41776132583618164},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.38794755935668945},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.15400797128677368},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09601238369941711},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.07950258255004883},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06906840205192566}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7945076823234558},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7892501354217529},{"id":"https://openalex.org/C25797200","wikidata":"https://www.wikidata.org/wiki/Q828137","display_name":"Compression ratio","level":3,"score":0.6825530529022217},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6461198925971985},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.6453069448471069},{"id":"https://openalex.org/C66656319","wikidata":"https://www.wikidata.org/wiki/Q2638","display_name":"Golomb coding","level":5,"score":0.592719554901123},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5164940357208252},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4341079592704773},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.42787522077560425},{"id":"https://openalex.org/C94835093","wikidata":"https://www.wikidata.org/wiki/Q3113333","display_name":"Data compression ratio","level":5,"score":0.419757604598999},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41911688446998596},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41776132583618164},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.38794755935668945},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.15400797128677368},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09601238369941711},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.07950258255004883},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06906840205192566},{"id":"https://openalex.org/C511840579","wikidata":"https://www.wikidata.org/wiki/Q12757","display_name":"Internal combustion engine","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1547315652","https://openalex.org/W2022126655","https://openalex.org/W2039535443","https://openalex.org/W2105999584","https://openalex.org/W2107745473","https://openalex.org/W2108163970","https://openalex.org/W2147267708","https://openalex.org/W2149106173","https://openalex.org/W2170145886"],"related_works":["https://openalex.org/W2081895767","https://openalex.org/W3206274587","https://openalex.org/W2088378984","https://openalex.org/W2953482628","https://openalex.org/W4220868150","https://openalex.org/W2386366915","https://openalex.org/W3080614128","https://openalex.org/W2022517628","https://openalex.org/W3174136915","https://openalex.org/W3112580190"],"abstract_inverted_index":{"In":[0,18],"this":[1],"paper,":[2],"we":[3,25],"propose":[4],"a":[5,131],"FPGA":[6],"bitstream":[7],"compression":[8,23,63,75,89],"method":[9,70,90],"based":[10],"on":[11,85,130],"LZ77":[12,27,58],"algorithm":[13],"and":[14,36,46,53,81],"Bitmask-based":[15],"Compression(BMC)":[16],"Technique.":[17],"order":[19],"to":[20,59,121],"improve":[21,61],"the":[22,30,38,55,62,110,113,128],"ratio,":[24],"optimize":[26],"by":[28],"encoding":[29,39],"variable":[31],"`length'":[32],"with":[33,57],"golomb":[34],"code":[35],"simplifying":[37],"output.":[40],"We":[41,125],"develop":[42],"appropriate":[43],"adding":[44],"strategy":[45],"choose":[47],"proper":[48],"cost-benefit":[49],"parameters":[50],"of":[51,109],"BMC,":[52],"combine":[54],"BMC":[56],"further":[60],"ratio.":[64],"Experiment":[65],"results":[66],"shows":[67],"that":[68],"our":[69],"has":[71,92,98],"12.9%":[72],"improvement":[73],"in":[74],"ratio":[76],"over":[77,83],"fixed":[78],"dictionary":[79],"approach":[80],"9.3%":[82],"LZSS":[84],"an":[86],"average.":[87],"Our":[88],"also":[91],"good":[93],"compatibility.":[94],"A":[95],"decompressor":[96,111,129],"which":[97],"two":[99],"look-ahead":[100],"buffers":[101],"is":[102],"designed":[103],"for":[104],"decompression.":[105],"The":[106,115],"pipeline":[107],"architecture":[108],"improves":[112],"throughput.":[114],"decompression":[116],"throughput":[117],"reaches":[118],"1692Mb/s":[119],"according":[120],"Xilinx":[122],"ISE":[123],"report.":[124],"have":[126],"verified":[127],"Virtex-5":[132],"FPGA.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}