{"id":"https://openalex.org/W2497950281","doi":"https://doi.org/10.1109/asicon.2015.7517168","title":"An automatic translation and parallelization system for general purpose reconfigurable processor","display_name":"An automatic translation and parallelization system for general purpose reconfigurable processor","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2497950281","doi":"https://doi.org/10.1109/asicon.2015.7517168","mag":"2497950281"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008982598","display_name":"Fengshuo Tian","orcid":"https://orcid.org/0000-0001-7011-4677"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fengshuo Tian","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043703962","display_name":"Weiguang Sheng","orcid":"https://orcid.org/0000-0002-7831-526X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiguang Sheng","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8714654445648193},{"id":"https://openalex.org/keywords/automatic-parallelization","display_name":"Automatic parallelization","score":0.7974838018417358},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7447540760040283},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.731890082359314},{"id":"https://openalex.org/keywords/translation","display_name":"Translation (biology)","score":0.5134400129318237},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5103165507316589},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.45770642161369324},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.44946932792663574},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44804418087005615},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4295022785663605},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.13263168931007385},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11679568886756897},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.07394745945930481},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.07350942492485046}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8714654445648193},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.7974838018417358},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7447540760040283},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.731890082359314},{"id":"https://openalex.org/C149364088","wikidata":"https://www.wikidata.org/wiki/Q185917","display_name":"Translation (biology)","level":4,"score":0.5134400129318237},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5103165507316589},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.45770642161369324},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.44946932792663574},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44804418087005615},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4295022785663605},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.13263168931007385},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11679568886756897},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.07394745945930481},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.07350942492485046},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C105580179","wikidata":"https://www.wikidata.org/wiki/Q188928","display_name":"Messenger RNA","level":3,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1556859836","https://openalex.org/W2032391783","https://openalex.org/W2034761517","https://openalex.org/W2097699872","https://openalex.org/W2104659803"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2317245370","https://openalex.org/W2024485041","https://openalex.org/W2103286319","https://openalex.org/W3146625038","https://openalex.org/W2944867581"],"abstract_inverted_index":{"With":[0,68],"ever":[1],"increasing":[2],"processing":[3],"elements":[4],"being":[5],"integrated":[6],"on":[7],"a":[8],"single":[9],"reconfigurable":[10,34,65],"SoC,":[11],"significant":[12],"programming":[13,39],"challenge":[14],"for":[15,32,56,61],"effective":[16],"use":[17],"of":[18,90],"them":[19],"has":[20],"been":[21],"raised.":[22],"One":[23],"attractive":[24],"approach":[25],"is":[26],"doing":[27],"automatic":[28,47],"translation":[29,48],"and":[30,49,58,86],"parallelization":[31,50,57],"specific":[33],"processors":[35],"to":[36,112],"ease":[37],"the":[38,62,91],"work.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44,77],"describe":[45],"an":[46],"system,":[51],"which":[52],"uses":[53],"polyhedral":[54],"model":[55],"code":[59],"generation,":[60],"general":[63],"purpose":[64],"processor":[66],"(GReP).":[67],"some":[69],"simple":[70],"tags":[71],"added":[72],"in":[73],"legal":[74],"C":[75],"program,":[76],"can":[78,99],"easily":[79],"translate":[80],"it":[81],"into":[82],"parallel":[83],"GR-C":[84],"program":[85],"get":[87,100],"good":[88],"optimization":[89],"nested":[92],"loops.":[93],"Experiments":[94],"show":[95],"that":[96],"our":[97],"system":[98],"similar":[101],"performance":[102],"with":[103],"optimized":[104],"manual":[105],"configuration,":[106],"about":[107],"5":[108],"times":[109],"speedup":[110],"compared":[111],"serial":[113],"execution.":[114]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}