{"id":"https://openalex.org/W2492711381","doi":"https://doi.org/10.1109/asicon.2015.7517138","title":"Design and implementation of precise measuring method for the access time of embedded memory","display_name":"Design and implementation of precise measuring method for the access time of embedded memory","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2492711381","doi":"https://doi.org/10.1109/asicon.2015.7517138","mag":"2492711381"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091535758","display_name":"Hu Yuqing","orcid":null},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hu Yuqing","raw_affiliation_strings":["School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhang Lijun","orcid":null},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhang Lijun","raw_affiliation_strings":["School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077445385","display_name":"Youzhong Li","orcid":null},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Youzhong","raw_affiliation_strings":["School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049866172","display_name":"Zhang Qixiao","orcid":null},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhang Qixiao","raw_affiliation_strings":["School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057496792","display_name":"Erliang Li","orcid":null},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Erliang","raw_affiliation_strings":["School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100954159","display_name":"Jiang Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiang Wei","raw_affiliation_strings":["School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of urban rail transportation, Soochow University, Suzhou, Jiangsu, P. R. China","institution_ids":["https://openalex.org/I3923682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3923682"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21133086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7730008959770203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7720926403999329},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.6721141934394836},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.6245330572128296},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5964517593383789},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.5457819700241089},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5439079999923706},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.521902859210968},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4458749294281006},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44049936532974243},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4387499690055847},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3577081859111786},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3443368673324585},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07990497350692749}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7730008959770203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7720926403999329},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.6721141934394836},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.6245330572128296},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5964517593383789},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5457819700241089},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5439079999923706},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.521902859210968},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4458749294281006},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44049936532974243},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4387499690055847},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3577081859111786},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3443368673324585},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07990497350692749},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2001044025","https://openalex.org/W2023227894","https://openalex.org/W2071159343","https://openalex.org/W2074676220","https://openalex.org/W2077202792","https://openalex.org/W2112713971","https://openalex.org/W2117598842","https://openalex.org/W2132010492","https://openalex.org/W2163491574","https://openalex.org/W2164330002","https://openalex.org/W6669288298"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W2100773763","https://openalex.org/W4232117715","https://openalex.org/W2011581354","https://openalex.org/W1542948717","https://openalex.org/W2907563276","https://openalex.org/W3209704453","https://openalex.org/W1966671390","https://openalex.org/W1977284748","https://openalex.org/W2001542888"],"abstract_inverted_index":{"With":[0],"the":[1,11,26,34,55,60,84],"development":[2],"of":[3,14,38,63,71],"semiconductor":[4],"process":[5,103],"technology":[6],"and":[7,75],"circuit":[8,87,124],"design":[9,109],"capabilities,":[10],"operating":[12],"frequency":[13],"random":[15,28,35],"access":[16,29,36,92],"memory":[17,27,42,64,91],"has":[18,43],"been":[19],"improved":[20],"dramatically.":[21],"How":[22],"to":[23,32,59,88],"accurately":[24],"measure":[25,33,89],"time":[30,37,93],"especially":[31],"low":[39,73,77],"density":[40],"embedded":[41,90],"encounter":[44],"so":[45],"many":[46],"challenges.":[47],"The":[48],"traditional":[49],"timing":[50,118],"measurement":[51],"method":[52,81,120],"which":[53,82],"connects":[54],"external":[56],"ports":[57,62],"directly":[58],"internal":[61],"is":[65,70,94],"not":[66],"feasible":[67],"since":[68],"it":[69],"very":[72,76],"efficiency":[74],"precision.":[78],"A":[79],"new":[80,117],"applies":[83],"built-in":[85],"test":[86,107],"presented":[95],"in":[96],"this":[97,113],"paper.":[98],"Based":[99],"on":[100],"28nm":[101],"logic":[102],"high":[104],"speed":[105],"SRAM":[106],"chip":[108],"as":[110,121,123],"an":[111],"example,":[112],"paper":[114],"introduces":[115],"a":[116],"measuring":[119],"well":[122],"design.":[125]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}