{"id":"https://openalex.org/W2477469844","doi":"https://doi.org/10.1109/asicon.2015.7517131","title":"A novel clock synchronizer for low-voltage clock distribution network","display_name":"A novel clock synchronizer for low-voltage clock distribution network","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2477469844","doi":"https://doi.org/10.1109/asicon.2015.7517131","mag":"2477469844"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110222593","display_name":"Chong L\u00fc","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chong Lu","raw_affiliation_strings":["School of Information Science and Technology, Sun Yat-sen University, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Sun Yat-sen University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100976227","display_name":"Zhikui Duan","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi-kui Duan","raw_affiliation_strings":["School of Information Science and Technology, Sun Yat-sen University, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Sun Yat-sen University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101615289","display_name":"Yi Ding","orcid":"https://orcid.org/0000-0002-1757-126X"},"institutions":[{"id":"https://openalex.org/I196038209","display_name":"Hunan University of Arts and Science","ror":"https://ror.org/01ggnn306","country_code":"CN","type":"education","lineage":["https://openalex.org/I196038209"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Ding","raw_affiliation_strings":["School of Computer Science and Technology, Hunan University of Arts and Science, Changde, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Hunan University of Arts and Science, Changde, China","institution_ids":["https://openalex.org/I196038209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010344995","display_name":"Hong\u2010Zhou Tan","orcid":"https://orcid.org/0000-0002-5214-997X"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hong-zhou Tan","raw_affiliation_strings":["School of Information Science and Technology, Sun Yat-sen University, Guangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Sun Yat-sen University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.8759863376617432},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7580490112304688},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7478675842285156},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7112863659858704},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.7001345157623291},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.664790689945221},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.6407877802848816},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.62046217918396},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5892238616943359},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5368536114692688},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.47640979290008545},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.464647501707077},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43991559743881226},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.433141827583313},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.42600300908088684},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3893234133720398},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.3260321021080017},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23856130242347717},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16998398303985596},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09608814120292664}],"concepts":[{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.8759863376617432},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7580490112304688},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7478675842285156},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7112863659858704},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.7001345157623291},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.664790689945221},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.6407877802848816},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.62046217918396},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5892238616943359},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5368536114692688},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.47640979290008545},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.464647501707077},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43991559743881226},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.433141827583313},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.42600300908088684},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3893234133720398},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.3260321021080017},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23856130242347717},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16998398303985596},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09608814120292664},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1622555941","https://openalex.org/W2009087921","https://openalex.org/W2014295176","https://openalex.org/W2037865991","https://openalex.org/W2048815042","https://openalex.org/W2050088069","https://openalex.org/W2121169595","https://openalex.org/W2143144116","https://openalex.org/W2155053017","https://openalex.org/W2158881717","https://openalex.org/W6636648772"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W4247089581","https://openalex.org/W4200015704","https://openalex.org/W2246178160","https://openalex.org/W3048124756","https://openalex.org/W60672686","https://openalex.org/W2520965597","https://openalex.org/W2787237207"],"abstract_inverted_index":{"In":[0],"this":[1,150],"paper,":[2],"we":[3],"propose":[4],"a":[5,129],"fast":[6],"clock":[7,12,32,46,54,73,138,158],"synchronizer":[8],"for":[9],"the":[10,17,23,31,35,39,50,88,100,113,136,157,167,175],"low-voltage":[11,80],"distribution":[13],"network":[14,139],"to":[15,21,62,86,98,111,180],"reduce":[16],"power":[18,91,176],"consumption":[19],"and":[20,48,58,65,71,79,105,174],"suppress":[22],"phase":[24,81,168],"error.":[25],"This":[26],"proposed":[27,118],"circuit":[28,119],"will":[29,159],"align":[30],"signals":[33],"of":[34,41,52,90,102,141,144],"leaf":[36],"nodes":[37],"with":[38,75,128,135,166],"source":[40],"root":[42],"in":[43,69,149,162],"most":[44,163],"4":[45,164],"cycles":[47,74,165],"diminish":[49],"buffers":[51],"original":[53],"driver":[55],"chains.":[56],"CTC":[57],"FTC":[59],"are":[60,83,96],"implemented":[61],"perform":[63],"coarse":[64,103],"fine":[66,114],"tuning":[67,104,115],"separately":[68],"2":[70],"3":[72],"one":[76],"shared":[77],"cycle":[78],"detectors":[82],"also":[84],"applied":[85,148],"meet":[87],"requirement":[89],"supply.":[92,133],"Interleaved":[93],"delay":[94],"units":[95],"introduced":[97],"improve":[99],"precision":[101],"binary":[106],"search":[107],"scheme":[108],"is":[109,120,147,178],"employed":[110],"shorten":[112],"periods.":[116],"The":[117,152],"designed":[121],"using":[122],"TSMC":[123],"65":[124],"nm":[125],"GP":[126],"process":[127],"least":[130],"0.6":[131],"V":[132],"Comparison":[134],"H-tree":[137],"synthesized":[140],"single":[142],"core":[143],"OpenSPARC":[145],"T2":[146],"paper.":[151],"experimental":[153],"results":[154],"show":[155],"that":[156],"get":[160],"synchronized":[161],"error":[169],"suppressed":[170],"under":[171],"48":[172],"ps":[173],"saving":[177],"up":[179],"42%.":[181]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}