{"id":"https://openalex.org/W2481775446","doi":"https://doi.org/10.1109/asicon.2015.7517109","title":"A 0.4V 53dB SNDR 250 MS/s time-based CT \u0394\u03a3 analog to digital converter","display_name":"A 0.4V 53dB SNDR 250 MS/s time-based CT \u0394\u03a3 analog to digital converter","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2481775446","doi":"https://doi.org/10.1109/asicon.2015.7517109","mag":"2481775446"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038275927","display_name":"Hung-Kai Chen","orcid":"https://orcid.org/0000-0002-2169-4924"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hung-Kai Chen","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042049354","display_name":"Wei\u2010Zen Chen","orcid":"https://orcid.org/0000-0003-2840-0754"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045220396","display_name":"Zhiyuan Ren","orcid":"https://orcid.org/0000-0003-1692-4534"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ren Zhiyuan","raw_affiliation_strings":["School of Telecommunications Engineering, Xidian University, Xi'An, China"],"affiliations":[{"raw_affiliation_string":"School of Telecommunications Engineering, Xidian University, Xi'An, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038275927"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20784334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.611173689365387},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5972878932952881},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5603181719779968},{"id":"https://openalex.org/keywords/bootstrapping","display_name":"Bootstrapping (finance)","score":0.5399771332740784},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5333789587020874},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5163673162460327},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47969791293144226},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4795508086681366},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.45741671323776245},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4425339102745056},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4249381422996521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3887259066104889},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.36543017625808716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30640947818756104},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13191884756088257},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12200659513473511}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.611173689365387},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5972878932952881},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5603181719779968},{"id":"https://openalex.org/C207609745","wikidata":"https://www.wikidata.org/wiki/Q4944086","display_name":"Bootstrapping (finance)","level":2,"score":0.5399771332740784},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5333789587020874},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5163673162460327},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47969791293144226},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4795508086681366},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.45741671323776245},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4425339102745056},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4249381422996521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3887259066104889},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.36543017625808716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30640947818756104},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13191884756088257},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12200659513473511},{"id":"https://openalex.org/C149782125","wikidata":"https://www.wikidata.org/wiki/Q160039","display_name":"Econometrics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1519269051","https://openalex.org/W1979902309","https://openalex.org/W2099740767","https://openalex.org/W2102388997"],"related_works":["https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W4390550886","https://openalex.org/W2388316590","https://openalex.org/W4388486464","https://openalex.org/W2040399070","https://openalex.org/W2902200568","https://openalex.org/W2380576078","https://openalex.org/W3217463396","https://openalex.org/W3157583314"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,18,89],"design":[4,33],"of":[5,73],"an":[6],"ultra-low":[7],"voltage":[8,27,46,72],"(ULV),":[9],"time-based,":[10],"continuous-time":[11],"\u0394\u03a3":[12],"analog-to-digital":[13],"data":[14],"converter.":[15],"By":[16],"replacing":[17],"2":[19,42],"<sup":[20,95],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[21,96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[22],"stage":[23],"integrator":[24],"with":[25],"frequency-calibrated":[26],"bootstrapping":[28,49],"VCO,":[29],"it":[30],"circumvents":[31],"ULV":[32],"challenges":[34],"while":[35],"achieving":[36],"a":[37,70,84],"signal":[38],"bandwidth":[39],"up":[40],"to":[41,55],"MHz.":[43],"Back-gate":[44],"adder,":[45],"amplifier,":[47],"and":[48],"logic":[50],"cells":[51],"are":[52],"also":[53],"proposed":[54],"enable":[56],"250":[57],"MHz":[58],"sampling":[59],"rate":[60],"operation.":[61],"The":[62,76],"measured":[63],"peak":[64],"SNDR":[65],"is":[66,92],"53":[67],"dB":[68],"under":[69],"supply":[71],"0.4":[74],"V.":[75],"whole":[77],"ADC":[78],"consumes":[79],"526":[80],"\u03bcW.":[81],"Fabricated":[82],"in":[83],"90":[85],"nm":[86],"CMOS":[87],"process,":[88],"core":[90],"area":[91],"0.08":[93],"mm":[94],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[97],".":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}