{"id":"https://openalex.org/W2479830312","doi":"https://doi.org/10.1109/asicon.2015.7517075","title":"Design on multi-bit adder using sense amplifier-based pass transistor logic for near-threshold voltage operation","display_name":"Design on multi-bit adder using sense amplifier-based pass transistor logic for near-threshold voltage operation","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2479830312","doi":"https://doi.org/10.1109/asicon.2015.7517075","mag":"2479830312"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032088115","display_name":"Fangyuan Dang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fangyuan Dang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002438548","display_name":"Yuan Wang","orcid":"https://orcid.org/0000-0002-4951-4286"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Wang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089422339","display_name":"Yuequan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuequan Liu","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100852086","display_name":"Song Jia","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Jia","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5116225786","display_name":"Xing Zhang","orcid":"https://orcid.org/0009-0001-7388-819X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xing Zhang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.21413657,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"98","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8338614106178284},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7397891879081726},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6353873014450073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6089317798614502},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.573211133480072},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5247752070426941},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48220670223236084},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.4665977954864502},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4533029794692993},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41888657212257385},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4002628028392792},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37274977564811707},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3525412976741791},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24847987294197083}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8338614106178284},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7397891879081726},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6353873014450073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6089317798614502},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.573211133480072},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5247752070426941},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48220670223236084},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4665977954864502},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4533029794692993},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41888657212257385},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4002628028392792},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37274977564811707},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3525412976741791},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24847987294197083}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1983904006","https://openalex.org/W2010633183","https://openalex.org/W2010635096","https://openalex.org/W2014903240","https://openalex.org/W2119951610","https://openalex.org/W2166964417","https://openalex.org/W2601207445","https://openalex.org/W4233982390","https://openalex.org/W4285667547","https://openalex.org/W4298881026","https://openalex.org/W4300039497"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2098419840","https://openalex.org/W1827076955","https://openalex.org/W2542337934","https://openalex.org/W2170504327","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W1985308002","https://openalex.org/W1702497178","https://openalex.org/W2136656113"],"abstract_inverted_index":{"This":[0,22],"paper":[1],"proposes":[2],"a":[3,9,92],"new":[4],"16-bit":[5],"adder":[6,23],"which":[7],"has":[8],"wide":[10],"operating":[11],"voltage":[12,20,83],"range":[13],"and":[14,32,47,58,74,99],"higher":[15],"energy":[16],"efficiency":[17],"for":[18,66],"near-threshold":[19,82],"operation.":[21],"employs":[24],"the":[25,44],"architecture":[26,46],"of":[27,34,70],"carry":[28],"look":[29],"ahead":[30],"(CLA)":[31],"gates":[33,50,57],"sense-amplifier":[35],"based":[36,103],"pass-transistor":[37,54],"logic":[38,49,55,61],"(SAPTL).":[39],"Three":[40],"other":[41,75],"designs":[42],"applying":[43],"same":[45],"traditional":[48],"(that":[51],"is,":[52],"double":[53],"(DPL)":[56],"static":[59],"CMOS":[60,94],"gates)":[62],"are":[63,78,102],"also":[64],"analyzed":[65,79],"comparison.":[67],"The":[68],"results":[69],"delay,":[71],"power":[72],"consumption":[73],"related":[76],"performances":[77],"especially":[80],"in":[81,91],"region.":[84],"These":[85],"adders":[86],"have":[87],"been":[88],"successfully":[89],"verified":[90],"65-nm":[93],"process":[95],"by":[96],"post-layout":[97],"simulations":[98],"all":[100],"analysis":[101],"on":[104],"these":[105],"simulation":[106],"results.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}