{"id":"https://openalex.org/W2477694519","doi":"https://doi.org/10.1109/asicon.2015.7517051","title":"DCPG: Double-control power gating technique for a 28 nm Cortex\u2122-A9 MPCore Quad-core processor","display_name":"DCPG: Double-control power gating technique for a 28 nm Cortex\u2122-A9 MPCore Quad-core processor","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2477694519","doi":"https://doi.org/10.1109/asicon.2015.7517051","mag":"2477694519"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7517051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110545442","display_name":"Liang Qian","orcid":"https://orcid.org/0009-0000-7831-3785"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qian Liang","raw_affiliation_strings":["VLSI and System Lab, Beijing University of Technology, Beijing, China"],"affiliations":[{"raw_affiliation_string":"VLSI and System Lab, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394108","display_name":"Jinhui Wang","orcid":"https://orcid.org/0009-0000-1584-3631"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]},{"id":"https://openalex.org/I125467818","display_name":"Dakota State University","ror":"https://ror.org/016yv6y68","country_code":"US","type":"education","lineage":["https://openalex.org/I125467818"]},{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Jinhui Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, ND, USA","VLSI and System Lab, Beijing University of Technology, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, ND, USA","institution_ids":["https://openalex.org/I125467818","https://openalex.org/I57328836"]},{"raw_affiliation_string":"VLSI and System Lab, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046722826","display_name":"Peiyuan Wan","orcid":"https://orcid.org/0000-0003-4875-6432"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peiyuan Wan","raw_affiliation_strings":["VLSI and System Lab, Beijing University of Technology, Beijing, China"],"affiliations":[{"raw_affiliation_string":"VLSI and System Lab, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112107545","display_name":"Ligang Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ligang Hou","raw_affiliation_strings":["Beijing University of Technology, Beijing, CN"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, Beijing, CN","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069728349","display_name":"Na Gong","orcid":"https://orcid.org/0000-0002-3297-7436"},"institutions":[{"id":"https://openalex.org/I125467818","display_name":"Dakota State University","ror":"https://ror.org/016yv6y68","country_code":"US","type":"education","lineage":["https://openalex.org/I125467818"]},{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Na Gong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, ND, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, ND, USA","institution_ids":["https://openalex.org/I125467818","https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110545442"],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21173885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9504789710044861},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.7173444032669067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5941258668899536},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5855650305747986},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5747101902961731},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5320438146591187},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5179123282432556},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5010457038879395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49914050102233887},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4659738540649414},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4531148672103882},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.43040239810943604},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4209189713001251},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34280312061309814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.285767525434494},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21889707446098328},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19244518876075745},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15165260434150696},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.11921223998069763},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11331349611282349},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09154963493347168},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08762228488922119},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07835769653320312}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9504789710044861},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.7173444032669067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5941258668899536},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5855650305747986},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5747101902961731},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5320438146591187},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5179123282432556},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5010457038879395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49914050102233887},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4659738540649414},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4531148672103882},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.43040239810943604},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4209189713001251},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34280312061309814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.285767525434494},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21889707446098328},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19244518876075745},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15165260434150696},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.11921223998069763},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11331349611282349},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09154963493347168},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08762228488922119},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07835769653320312},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7517051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7517051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1983067779","https://openalex.org/W2005361138","https://openalex.org/W2055173572","https://openalex.org/W2080203819","https://openalex.org/W3144851256","https://openalex.org/W4256402315"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W4378175625","https://openalex.org/W2003272148"],"abstract_inverted_index":{"As":[0],"the":[1,40,59,69,73,95],"technology":[2],"scales":[3],"into":[4],"deep":[5],"sub-micron":[6],"regime,":[7],"leakage":[8,35,91],"power":[9,22,36,41,65,92],"has":[10],"become":[11],"comparable":[12],"to":[13,33,72],"dynamic":[14],"power,":[15],"playing":[16],"an":[17],"important":[18],"role":[19],"in":[20,80],"total":[21],"consumption":[23],"of":[24,43],"modern":[25],"processors.":[26],"Power":[27,53],"gating":[28],"is":[29,97],"a":[30,50],"well-known":[31],"technique":[32,71],"reduce":[34],"by":[37],"switching":[38],"off":[39],"supply":[42],"idle":[44],"logic":[45],"blocks.":[46],"This":[47],"paper":[48],"proposes":[49],"novel":[51],"Double-Control":[52],"Gating":[54],"(DCPG)":[55],"which":[56],"can":[57],"lower":[58],"IR":[60],"drop":[61],"and":[62],"enable":[63],"more":[64],"savings.":[66],"We":[67],"applied":[68],"proposed":[70],"embedded":[74],"ARM\u00ae":[75],"Cortex\u2122-A9":[76],"MPCore":[77],"Quad-core":[78],"processor":[79],"28":[81],"nm":[82],"technology.":[83],"Experimental":[84],"results":[85],"show":[86],"that":[87],"DCPG":[88],"achieves":[89],"99.8%":[90],"reduction":[93],"when":[94],"CPU":[96],"powered":[98],"off.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}