{"id":"https://openalex.org/W2499103029","doi":"https://doi.org/10.1109/asicon.2015.7516996","title":"A low cost and high reliability true random number generator based on resistive random access memory","display_name":"A low cost and high reliability true random number generator based on resistive random access memory","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2499103029","doi":"https://doi.org/10.1109/asicon.2015.7516996","mag":"2499103029"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7516996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7516996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100972382","display_name":"Jianguo Yang","orcid":"https://orcid.org/0000-0001-9208-1036"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102214447","display_name":"Juan Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Juan Xu","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103151249","display_name":"Bo Wang","orcid":"https://orcid.org/0009-0004-0989-2225"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Wang","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110012128","display_name":"Ryan Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ryan Huang","raw_affiliation_strings":["Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai","institution_ids":["https://openalex.org/I4210142504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021875971","display_name":"Q. T. Zhou","orcid":"https://orcid.org/0009-0003-2187-0830"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingtian Zhou","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103575392","display_name":"Jingang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingang Wu","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100512230","display_name":"Yinyin Lin","orcid":"https://orcid.org/0009-0000-0499-0601"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinyin Lin","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1805,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88960754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8764798045158386},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6413993239402771},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.5993424654006958},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5515534281730652},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.540395975112915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5345484614372253},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.524213433265686},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5200750231742859},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.513020932674408},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5027172565460205},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.49489110708236694},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.462564080953598},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43542203307151794},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23571226000785828},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1746979057788849},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1355196237564087},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10498756170272827},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08373746275901794},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08367866277694702}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8764798045158386},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6413993239402771},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.5993424654006958},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5515534281730652},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.540395975112915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5345484614372253},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.524213433265686},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5200750231742859},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.513020932674408},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5027172565460205},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.49489110708236694},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.462564080953598},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43542203307151794},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23571226000785828},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1746979057788849},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1355196237564087},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10498756170272827},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08373746275901794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08367866277694702},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7516996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7516996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332178","display_name":"National Institute of Standards and Technology","ror":"https://ror.org/05xpvk416"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1871863168","https://openalex.org/W2072734492","https://openalex.org/W4239092612"],"related_works":["https://openalex.org/W2158491338","https://openalex.org/W2807901368","https://openalex.org/W2133733652","https://openalex.org/W2072658171","https://openalex.org/W2606392311","https://openalex.org/W2320042380","https://openalex.org/W4385956668","https://openalex.org/W2900895161","https://openalex.org/W4380838366","https://openalex.org/W2539884462"],"abstract_inverted_index":{"A":[0,73],"high":[1],"reliability":[2],"system":[3],"for":[4,105],"the":[5,25,43,50,59,68,91,94,102],"generation":[6],"of":[7,36,93],"truly":[8],"random":[9,26,97],"numbers,":[10],"based":[11],"on":[12],"Resistive":[13],"Random":[14],"Access":[15],"Memory":[16],"(RRAM)":[17],"has":[18,76],"been":[19,77],"proposed.":[20],"The":[21,86],"circuit":[22],"is":[23,70],"using":[24],"telegraph":[27],"noise":[28,37,63],"(RTN)":[29],"in":[30,58,64,79],"RRAM":[31,51],"cell":[32],"as":[33],"a":[34,65],"source":[35],"to":[38],"force":[39],"more":[40],"jitter":[41],"into":[42],"oscillators.":[44],"Because":[45],"these":[46],"RTN":[47],"signals":[48],"from":[49],"cells":[52],"are":[53],"much":[54],"larger":[55],"than":[56],"that":[57,90],"MOSFET":[60],"and":[61],"thermal":[62],"resistor,":[66],"then":[67],"preamplifier":[69],"not":[71],"required.":[72],"prototype":[74],"chip":[75],"fabricated":[78],"SMIC":[80],"0.18um":[81],"standard":[82],"CMOS":[83],"logic":[84],"process.":[85],"test":[87],"results":[88],"show":[89],"features":[92],"proposed":[95],"true":[96],"number":[98],"generator":[99],"(TRNG)":[100],"fulfill":[101],"NIST":[103],"tests":[104],"randomness.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}