{"id":"https://openalex.org/W2496524279","doi":"https://doi.org/10.1109/asicon.2015.7516967","title":"A wide-division-ratio 100MHz-to-5GHz multi-modulus divider chain for wide-band PLL","display_name":"A wide-division-ratio 100MHz-to-5GHz multi-modulus divider chain for wide-band PLL","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2496524279","doi":"https://doi.org/10.1109/asicon.2015.7516967","mag":"2496524279"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7516967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7516967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002438352","display_name":"Fazhi An","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fazhi An","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103105584","display_name":"Shunli Ma","orcid":"https://orcid.org/0000-0002-4095-5296"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunli Ma","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100428492","display_name":"Qian Chen","orcid":"https://orcid.org/0000-0002-9135-4976"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qian Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065040593","display_name":"Guangyao Zhou","orcid":"https://orcid.org/0000-0002-8966-4617"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangyao Zhou","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.8473426103591919},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6175335645675659},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6112140417098999},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.5759157538414001},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5648313760757446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47364747524261475},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46624770760536194},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.4224851131439209},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4158722162246704},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40184253454208374},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39581453800201416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29760468006134033},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2192317247390747},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13843992352485657},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.07397571206092834},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.06649482250213623}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.8473426103591919},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6175335645675659},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6112140417098999},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.5759157538414001},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5648313760757446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47364747524261475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46624770760536194},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.4224851131439209},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4158722162246704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40184253454208374},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39581453800201416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29760468006134033},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2192317247390747},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13843992352485657},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.07397571206092834},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.06649482250213623},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7516967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7516967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1851490433","https://openalex.org/W2001295197","https://openalex.org/W2126199895","https://openalex.org/W2139625690","https://openalex.org/W2156815834","https://openalex.org/W2185377952","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W1999170671","https://openalex.org/W2347235883","https://openalex.org/W2017031079","https://openalex.org/W2786631194","https://openalex.org/W2019303688","https://openalex.org/W2613801068","https://openalex.org/W2121476578","https://openalex.org/W2602267976","https://openalex.org/W2125493782","https://openalex.org/W2155015791"],"abstract_inverted_index":{"A":[0],"100MHz-to-5GHz":[1],"divide-by-16-to-255":[2],"multi-modulus":[3],"divider":[4,23,84],"(MMD)":[5],"is":[6,85,104],"designed":[7],"and":[8,38,58,101],"implemented":[9],"in":[10,25],"TSMC":[11],"65nm":[12],"CMOS":[13],"technology.":[14],"It":[15],"consists":[16],"of":[17,20,81,93],"7":[18],"stages":[19],"divide-by-2/3":[21],"dual-modulus":[22],"connected":[24],"cascade":[26],"with":[27,46,70,96],"digital":[28],"control":[29],"logic":[30],"circuits.":[31],"To":[32],"speed":[33],"up":[34,67],"the":[35,40,55,82],"operating":[36],"frequency":[37,100],"achieve":[39],"wide-division-ratio,":[41],"2":[42],"TSPC":[43],"logics":[44],"merged":[45],"AND":[47],"gate":[48],"are":[49],"adopted,":[50],"which":[51],"can":[52],"also":[53],"save":[54],"chip":[56,102],"area":[57],"power":[59,79],"dissipation.":[60],"The":[61,78],"MMD":[62],"works":[63],"properly":[64],"from":[65,74],"100MHz":[66],"to":[68,76],"5GHz":[69],"programmable":[71],"division":[72],"ratios":[73],"16":[75],"255.":[77],"consumption":[80],"whole":[83],"about":[86],"3.95":[87],"mW":[88],"under":[89],"a":[90],"supply":[91],"voltage":[92],"1.2":[94],"V":[95],"5":[97],"GHz":[98],"input":[99],"size":[103],"205\u00d796":[105],"um":[106],"<sup":[107],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[108],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[109],".":[110]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}