{"id":"https://openalex.org/W2491628007","doi":"https://doi.org/10.1109/asicon.2015.7516938","title":"A high-speed analog front-end circuit used in a 12bit 1GSps pipeline ADC","display_name":"A high-speed analog front-end circuit used in a 12bit 1GSps pipeline ADC","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2491628007","doi":"https://doi.org/10.1109/asicon.2015.7516938","mag":"2491628007"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2015.7516938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7516938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101907187","display_name":"Meng Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Meng Ni","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084959547","display_name":"Fule Li","orcid":"https://orcid.org/0000-0002-7341-7240"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fule Li","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100646157","display_name":"Weitao Li","orcid":"https://orcid.org/0000-0001-7855-428X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weitao Li","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074033048","display_name":"Chun Zhang","orcid":"https://orcid.org/0000-0001-9791-4500"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chun Zhang","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, P.R. China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.1984,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.80380782,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"49","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7903503775596619},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.6545420289039612},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.618772566318512},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5487055778503418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5388820171356201},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44712597131729126},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4410310983657837},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4213048815727234},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.4211384057998657},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.41881436109542847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36137115955352783},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31726884841918945}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7903503775596619},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.6545420289039612},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.618772566318512},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5487055778503418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5388820171356201},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44712597131729126},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4410310983657837},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4213048815727234},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.4211384057998657},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.41881436109542847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36137115955352783},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31726884841918945},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2015.7516938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2015.7516938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 11th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1480606358","https://openalex.org/W1566916904","https://openalex.org/W1965396834","https://openalex.org/W2111708953","https://openalex.org/W2133908486","https://openalex.org/W2143177000","https://openalex.org/W4239486830"],"related_works":["https://openalex.org/W2460868514","https://openalex.org/W2079430487","https://openalex.org/W2373513338","https://openalex.org/W1995245363","https://openalex.org/W2393482492","https://openalex.org/W2001071222","https://openalex.org/W2052802396","https://openalex.org/W2121769176","https://openalex.org/W2045700297","https://openalex.org/W2080764536"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,11,23,30,45,82,87,109,114],"high":[4,24,49],"speed":[5,25],"analog":[6],"front-end":[7],"circuit":[8,19,43,54,80,107],"used":[9],"in":[10,57],"12bit":[12,74],"1GSps":[13,75],"pipeline":[14],"ADC":[15],"is":[16,20],"presented,":[17],"the":[18,42,79,99,106],"composed":[21],"of":[22,84,89,95,111,116],"on-chip":[26],"input":[27,50,93,100],"buffer":[28],"and":[29,86,97,113],"flip-around":[31],"sample-and-hold":[32],"(S/H)":[33],"amplifier,":[34],"by":[35],"using":[36],"N-well":[37],"Electric":[38],"potential":[39],"bootstrapping":[40],"technique,":[41],"acquired":[44],"excellent":[46],"performance":[47],"at":[48],"frequency.":[51],"The":[52],"entire":[53],"was":[55],"designed":[56],"TSMC":[58],"65nm":[59],"CMOS":[60],"process.":[61],"Transient":[62],"simulation":[63],"without":[64],"noise":[65],"shows":[66],"that":[67],"when":[68,98],"work":[69],"together":[70],"with":[71,91],"an":[72,92],"embedded":[73],"A/D":[76],"conversion":[77],"core,":[78],"achieves":[81,108],"SNDR":[83,110],"81.93dB":[85],"SFDR":[88,115],"82.42dB":[90],"frequency":[94,102],"57.6MHz,":[96],"signal":[101],"increase":[103],"to":[104],"476MHz,":[105],"76.48dB":[112],"76.8dB.":[117]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}