{"id":"https://openalex.org/W2046325406","doi":"https://doi.org/10.1109/asicon.2013.6812061","title":"An integrated development environment for reconfigurable operators array","display_name":"An integrated development environment for reconfigurable operators array","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2046325406","doi":"https://doi.org/10.1109/asicon.2013.6812061","mag":"2046325406"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6812061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079563395","display_name":"Shanshan Yong","orcid":"https://orcid.org/0000-0002-8700-3196"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shanshan Yong","raw_affiliation_strings":["The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102009435","display_name":"Xin\u2019an Wang","orcid":"https://orcid.org/0000-0002-9712-8531"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin'an Wang","raw_affiliation_strings":["The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006907783","display_name":"Ying Cao","orcid":"https://orcid.org/0000-0002-9288-3167"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ying Cao","raw_affiliation_strings":["The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070779003","display_name":"Yawei Lu","orcid":"https://orcid.org/0000-0002-1074-2855"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yawei Lu","raw_affiliation_strings":["The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047765511","display_name":"Zheng Xie","orcid":"https://orcid.org/0000-0003-0391-8725"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zheng Xie","raw_affiliation_strings":["The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"The Key Laboratory of Integrated Micro-systems Science and Engineering Applications, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3172,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61005856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8346914649009705},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7582453489303589},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6462467908859253},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5518603324890137},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.537259042263031},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.5319600105285645},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48320066928863525},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46594417095184326},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4558590054512024},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38229435682296753},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14116713404655457},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11719915270805359},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.09565728902816772}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8346914649009705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7582453489303589},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6462467908859253},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5518603324890137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.537259042263031},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.5319600105285645},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48320066928863525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46594417095184326},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4558590054512024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38229435682296753},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14116713404655457},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11719915270805359},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.09565728902816772},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6812061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1982876335","https://openalex.org/W2013742441","https://openalex.org/W2014316444","https://openalex.org/W2025752838","https://openalex.org/W2048159764","https://openalex.org/W2056813030","https://openalex.org/W2123630886","https://openalex.org/W2142676556","https://openalex.org/W2144092819","https://openalex.org/W2147874941","https://openalex.org/W2154356865","https://openalex.org/W4234479839"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W2121309702","https://openalex.org/W4311839959","https://openalex.org/W49599899","https://openalex.org/W3217774925","https://openalex.org/W2040087757","https://openalex.org/W2009741039","https://openalex.org/W2901561495"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3,30],"integrated":[4],"development":[5],"environment":[6],"(IDE),":[7],"which":[8,52],"is":[9,21,78],"used":[10],"to":[11,80],"map":[12],"application":[13],"into":[14],"a":[15,42],"target":[16],"reconfigurable":[17],"operators":[18],"(ReOps)":[19],"array,":[20],"presented.":[22],"Having":[23],"as":[24,63,65],"input":[25],"APU":[26],"RTL":[27],"description":[28],"of":[29,44,56,68,72,76,84],"application,":[31],"the":[32,35,49,54,66,82],"IDE":[33,40],"produces":[34],"configuration":[36],"bitstream.":[37],"The":[38],"proposed":[39,85],"supports":[41],"variety":[43],"ReOps":[45],"array":[46,69],"through":[47],"revising":[48],"architecture":[50],"file":[51],"including":[53],"definition":[55],"ReOps,":[57],"interconnection":[58],"segments":[59],"and":[60,70],"connection":[61],"switches,":[62],"well":[64],"scale":[67],"organization":[71],"ReOps.":[73],"A":[74],"set":[75],"benchmarks":[77],"given":[79],"verify":[81],"flow":[83],"IDE.":[86]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}