{"id":"https://openalex.org/W2014652530","doi":"https://doi.org/10.1109/asicon.2013.6812058","title":"An open 45nm PD-SOI standard cell library based on verified BSIM SOI spice model with predictive technology","display_name":"An open 45nm PD-SOI standard cell library based on verified BSIM SOI spice model with predictive technology","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2014652530","doi":"https://doi.org/10.1109/asicon.2013.6812058","mag":"2014652530"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6812058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100954785","display_name":"Liwei Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liwei Gong","raw_affiliation_strings":["Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071075462","display_name":"Yuan Xu","orcid":"https://orcid.org/0000-0002-2308-3748"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Xu","raw_affiliation_strings":["Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063720476","display_name":"Zhi Zhang","orcid":"https://orcid.org/0000-0003-3594-6739"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi Zhang","raw_affiliation_strings":["Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101860041","display_name":"Weiwei Shi","orcid":"https://orcid.org/0000-0003-4551-8420"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwei Shi","raw_affiliation_strings":["Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111591395","display_name":"Robert K. F. Teng","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]},{"id":"https://openalex.org/I59897056","display_name":"California State University, Long Beach","ror":"https://ror.org/0080fxk18","country_code":"US","type":"education","lineage":["https://openalex.org/I59897056"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Robert K. F. Teng","raw_affiliation_strings":["Department of Electrical Engineering, California State University, Long Beach, USA","Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, California State University, Long Beach, USA","institution_ids":["https://openalex.org/I59897056"]},{"raw_affiliation_string":"Shenzhen Key Lab of Advanced Communication and Information Processing, College of Information Engineering, Shenzhen University, 518000, China","institution_ids":["https://openalex.org/I180726961"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60001919,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.9571149349212646},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7254047393798828},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4085458815097809},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3580520749092102},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3462364375591278},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3384695053100586},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3347238600254059},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.30702415108680725},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3009800910949707}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.9571149349212646},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7254047393798828},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4085458815097809},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3580520749092102},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3462364375591278},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3384695053100586},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3347238600254059},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.30702415108680725},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3009800910949707}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6812058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1996778637","https://openalex.org/W2003918268","https://openalex.org/W2094773326","https://openalex.org/W2120000030","https://openalex.org/W2137840927","https://openalex.org/W2141993139","https://openalex.org/W2169636698","https://openalex.org/W2539445643"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2204879205","https://openalex.org/W1943174035","https://openalex.org/W2610849239","https://openalex.org/W2041608016","https://openalex.org/W2088504085","https://openalex.org/W2037642033","https://openalex.org/W2360388749","https://openalex.org/W1674491244","https://openalex.org/W2028881124"],"abstract_inverted_index":{"This":[0],"pager":[1],"discusses":[2],"an":[3],"open":[4],"source":[5],"standard":[6,57],"cell":[7],"library":[8,23],"of":[9,54],"partially":[10],"deplete":[11],"Silicon-on-Insulator":[12],"(PD-SOI)":[13],"for":[14,31,66],"use":[15],"in":[16,44],"nanometer":[17],"PD-SOI":[18,61],"research":[19],"and":[20,28,63],"education.":[21],"The":[22,38,60],"includes":[24],"both":[25],"front":[26],"end":[27,30],"back":[29],"SOI":[32,58,70],"digital":[33],"integrated":[34],"circuit":[35],"(IC)":[36],"design.":[37],"BSIMSOI":[39],"level":[40],"10":[41],"model":[42],"used":[43],"this":[45],"study":[46],"has":[47],"been":[48,73],"verified":[49],"with":[50],"the":[51,67],"experimental":[52],"data":[53],"a":[55],"45nm":[56,68],"process.":[59],"technology":[62],"PDK":[64],"files":[65],"PD":[69],"have":[71],"also":[72],"developed.":[74]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}