{"id":"https://openalex.org/W2094282555","doi":"https://doi.org/10.1109/asicon.2013.6812047","title":"Low jitter clock driver for high-performance pipeline ADC","display_name":"Low jitter clock driver for high-performance pipeline ADC","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2094282555","doi":"https://doi.org/10.1109/asicon.2013.6812047","mag":"2094282555"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6812047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100416580","display_name":"Yun Chen","orcid":"https://orcid.org/0000-0003-2610-4003"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yun Chen","raw_affiliation_strings":["Center for Analog/RF IC, Shanghai Jiao Tong University, Shanghai, China","Center for Analog/RF IC, School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Center for Analog/RF IC, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Center for Analog/RF IC, School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027987774","display_name":"Chaojie Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chaojie Fan","raw_affiliation_strings":["Center for Analog/RF IC, Shanghai Jiao Tong University, Shanghai, China","Center for Analog/RF IC, School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Center for Analog/RF IC, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Center for Analog/RF IC, School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091076746","display_name":"Jianjun Zhou","orcid":"https://orcid.org/0000-0001-9898-7285"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianjun Zhou","raw_affiliation_strings":["Center for Analog/RF IC, Shanghai Jiao Tong University, Shanghai, China","Center for Analog/RF IC, School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Center for Analog/RF IC, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Center for Analog/RF IC, School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100416580"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.14355191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9242953062057495},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7300228476524353},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6270591020584106},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6233542561531067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5816024541854858},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5691184997558594},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5356542468070984},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49806737899780273},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.49381646513938904},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.47909215092658997},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.45820358395576477},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.43434226512908936},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41518455743789673},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3295114040374756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24725115299224854},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14868053793907166}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9242953062057495},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7300228476524353},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6270591020584106},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6233542561531067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5816024541854858},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5691184997558594},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5356542468070984},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49806737899780273},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.49381646513938904},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.47909215092658997},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.45820358395576477},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.43434226512908936},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41518455743789673},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3295114040374756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24725115299224854},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14868053793907166},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6812047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1547683304","https://openalex.org/W1925667094","https://openalex.org/W1978313499","https://openalex.org/W1991633481","https://openalex.org/W2117599119","https://openalex.org/W2133705543","https://openalex.org/W6640183248"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W2001020839","https://openalex.org/W2090237663","https://openalex.org/W2474747038","https://openalex.org/W2174922170","https://openalex.org/W853533475","https://openalex.org/W1995486566","https://openalex.org/W2169622190","https://openalex.org/W2224788396"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,87],"meet":[3],"the":[4,76,92,98,105],"needs":[5,109],"of":[6,42,53,84,95],"high-speed":[7],"high-performance":[8],"pipeline":[9],"ADC":[10],"clock":[11,54,82],"driver,":[12],"a":[13,81],"fast-lock":[14],"low-jitter":[15],"50%":[16],"duty":[17,44,89],"cycle":[18,45],"corrector":[19,46],"is":[20,48,56,101],"designed":[21],"in":[22,26],"65nm":[23],"CMOS":[24,63],"process":[25,64],"this":[27],"paper.":[28],"Both":[29],"sinusoidal":[30,74],"and":[31,65],"square":[32],"external":[33],"signals":[34],"can":[35,79],"be":[36],"used":[37],"as":[38,58],"input.":[39],"The":[40,50],"theory":[41],"all-digital":[43,66],"(DCC)":[47],"explained.":[49],"noise":[51],"performance":[52],"buffer":[55,100],"discussed":[57],"well.":[59],"Using":[60],"65":[61],"nm":[62],"structure,":[67],"simulation":[68],"results":[69],"show":[70],"that":[71],"with":[72],"400MHz":[73],"input":[75,99],"DCC":[77],"circuit":[78],"produce":[80],"signal":[83],"about":[85],"48.72%":[86],"51.3%":[88],"cycle.":[90],"And":[91,104],"RMS":[93],"value":[94],"jitter":[96],"for":[97],"only":[102,108],"45fs.":[103],"locking":[106],"time":[107],"1.5":[110],"cycles.":[111]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}