{"id":"https://openalex.org/W1970264083","doi":"https://doi.org/10.1109/asicon.2013.6812028","title":"Design of a novel all-CMOS low power voltage reference circuit","display_name":"Design of a novel all-CMOS low power voltage reference circuit","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1970264083","doi":"https://doi.org/10.1109/asicon.2013.6812028","mag":"1970264083"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6812028","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101390045","display_name":"Yusen Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yusen Xu","raw_affiliation_strings":["Fujian Integrated Circuit Design Center, Fuzhou, China","Department of Physics and Information Engineering, Fuzhou University, 350002, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujian Integrated Circuit Design Center, Fuzhou, China","institution_ids":[]},{"raw_affiliation_string":"Department of Physics and Information Engineering, Fuzhou University, 350002, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031050219","display_name":"Wei Hu","orcid":"https://orcid.org/0000-0003-0146-5056"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Hu","raw_affiliation_strings":["Fujian Integrated Circuit Design Center, Fuzhou, China","Department of Physics and Information Engineering, Fuzhou University, 350002, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujian Integrated Circuit Design Center, Fuzhou, China","institution_ids":[]},{"raw_affiliation_string":"Department of Physics and Information Engineering, Fuzhou University, 350002, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005540943","display_name":"Feng\u2010Ying Huang","orcid":"https://orcid.org/0000-0001-9677-6855"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fengying Huang","raw_affiliation_strings":["Fujian Integrated Circuit Design Center, Fuzhou, China","Department of Physics and Information Engineering, Fuzhou University, 350002, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujian Integrated Circuit Design Center, Fuzhou, China","institution_ids":[]},{"raw_affiliation_string":"Department of Physics and Information Engineering, Fuzhou University, 350002, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044276547","display_name":"Jiwei Huang","orcid":"https://orcid.org/0000-0002-1463-670X"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiwei Huang","raw_affiliation_strings":["Fujian Integrated Circuit Design Center, Fuzhou, China","Department of Physics and Information Engineering, Fuzhou University, 350002, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujian Integrated Circuit Design Center, Fuzhou, China","institution_ids":[]},{"raw_affiliation_string":"Department of Physics and Information Engineering, Fuzhou University, 350002, China","institution_ids":["https://openalex.org/I80947539"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":0.4104,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6354718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.7853109836578369},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6803487539291382},{"id":"https://openalex.org/keywords/bandgap-voltage-reference","display_name":"Bandgap voltage reference","score":0.6646812558174133},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.624822199344635},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6212723255157471},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.5553834438323975},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5453736782073975},{"id":"https://openalex.org/keywords/overdrive-voltage","display_name":"Overdrive voltage","score":0.5220375061035156},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.47270652651786804},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.4410320222377777},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4366884231567383},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4154356122016907},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4138167202472687},{"id":"https://openalex.org/keywords/constant-power-circuit","display_name":"Constant power circuit","score":0.4110139012336731},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36651158332824707},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.360809862613678},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.3353024125099182},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32077205181121826},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.28386709094047546},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2624289095401764},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.1931357979774475},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1149987280368805}],"concepts":[{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.7853109836578369},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6803487539291382},{"id":"https://openalex.org/C127033052","wikidata":"https://www.wikidata.org/wiki/Q48635","display_name":"Bandgap voltage reference","level":5,"score":0.6646812558174133},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.624822199344635},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6212723255157471},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.5553834438323975},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5453736782073975},{"id":"https://openalex.org/C195905723","wikidata":"https://www.wikidata.org/wiki/Q7113634","display_name":"Overdrive voltage","level":5,"score":0.5220375061035156},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.47270652651786804},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.4410320222377777},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4366884231567383},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4154356122016907},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4138167202472687},{"id":"https://openalex.org/C29586797","wikidata":"https://www.wikidata.org/wiki/Q5163663","display_name":"Constant power circuit","level":4,"score":0.4110139012336731},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36651158332824707},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.360809862613678},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.3353024125099182},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32077205181121826},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.28386709094047546},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2624289095401764},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1931357979774475},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1149987280368805},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6812028","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1565578855","https://openalex.org/W1566916904","https://openalex.org/W2024182409","https://openalex.org/W2024963751","https://openalex.org/W2029202860","https://openalex.org/W2139801901","https://openalex.org/W2141207690","https://openalex.org/W2146324717","https://openalex.org/W2151940289","https://openalex.org/W3162145534","https://openalex.org/W6633800908","https://openalex.org/W7058078285"],"related_works":["https://openalex.org/W2393887177","https://openalex.org/W4390417205","https://openalex.org/W2381696784","https://openalex.org/W2372624045","https://openalex.org/W2352004681","https://openalex.org/W2361888896","https://openalex.org/W2382444301","https://openalex.org/W2128587257","https://openalex.org/W4360584767","https://openalex.org/W2394157433"],"abstract_inverted_index":{"A":[0],"new":[1],"low-power":[2],"voltage":[3,18,25,50,68],"reference":[4],"circuit":[5,98],"was":[6,32,51,63],"proposed":[7,97],"using":[8],"the":[9,22,44,48,79,112],"SMIC":[10],"0.18um":[11],"standard":[12],"CMOS":[13,103],"process":[14],"technology.":[15],"The":[16,60,96],"resulting":[17],"is":[19,85,99],"equal":[20],"to":[21,58],"extrapolated":[23],"threshold":[24],"of":[26,47,70,78,94,102,108,114],"a":[27,54,66],"MOSFET":[28],"at":[29],"0K,":[30],"which":[31,110],"about":[33],"620mV":[34],"for":[35],"this":[36],"process.":[37],"Cadence":[38],"Spectre":[39],"simulation":[40],"results":[41],"show":[42],"that":[43],"temperature":[45],"coefficient":[46],"output":[49],"12.9ppm/\u00b0":[52],"in":[53,65],"range":[55,69],"from":[56],"-20":[57],"80\u00b0.":[59],"line":[61],"sensitivity":[62],"328ppm/V":[64],"supply":[67,81],"1.2-3V.":[71],"Meanwhile":[72],"-":[73],"68":[74],"dB":[75],"@":[76],"100Hz":[77],"power":[80,116],"rejection":[82],"ratio":[83],"(PSRR)":[84],"reached":[86],"and":[87,118],"it":[88],"merely":[89],"consumes":[90],"0.21":[91],"\u03bc":[92],"W":[93],"power.":[95],"full":[100],"composed":[101],"devices":[104],"without":[105],"any":[106],"use":[107],"resistors,":[109],"enjoys":[111],"merits":[113],"low":[115],"consumption":[117],"small":[119],"chip":[120],"area.":[121]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}