{"id":"https://openalex.org/W2089973165","doi":"https://doi.org/10.1109/asicon.2013.6812023","title":"Design and test of an SRAM chip","display_name":"Design and test of an SRAM chip","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2089973165","doi":"https://doi.org/10.1109/asicon.2013.6812023","mag":"2089973165"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6812023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100373255","display_name":"Wenbin Liu","orcid":"https://orcid.org/0000-0002-4384-1446"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wenbin Liu","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","VLSI & System Lab, Beijing University of Technology, 100124, China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, 100124, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394105","display_name":"Jinhui Wang","orcid":"https://orcid.org/0000-0001-7024-3313"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinhui Wang","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","VLSI & System Lab, Beijing University of Technology, 100124, China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, 100124, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112107545","display_name":"Ligang Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ligang Hou","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","VLSI & System Lab, Beijing University of Technology, 100124, China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, 100124, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102154880","display_name":"Hongyan Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongyan Yang","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","VLSI & System Lab, Beijing University of Technology, 100124, China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing, P. R. China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, 100124, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005186125","display_name":"Jianbo Kang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jianbo Kang","raw_affiliation_strings":["Shijiazhuang, Hebei, China","616# Zhongshan West Road, Shijiazhuang, Hebei 051008, China"],"affiliations":[{"raw_affiliation_string":"Shijiazhuang, Hebei, China","institution_ids":[]},{"raw_affiliation_string":"616# Zhongshan West Road, Shijiazhuang, Hebei 051008, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100373255"],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14596911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9710000157356262,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9372000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8619828224182129},{"id":"https://openalex.org/keywords/eeprom","display_name":"EEPROM","score":0.8412915468215942},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7090678811073303},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.651085615158081},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.563847541809082},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5422272682189941},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5345109701156616},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49933910369873047},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47889700531959534},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.45981866121292114},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44294804334640503},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44143715500831604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4385961592197418},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.432727187871933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34754079580307007},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3423299491405487},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3401349186897278}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8619828224182129},{"id":"https://openalex.org/C27699510","wikidata":"https://www.wikidata.org/wiki/Q205908","display_name":"EEPROM","level":2,"score":0.8412915468215942},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7090678811073303},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.651085615158081},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.563847541809082},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5422272682189941},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5345109701156616},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49933910369873047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47889700531959534},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.45981866121292114},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44294804334640503},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44143715500831604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4385961592197418},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.432727187871933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34754079580307007},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3423299491405487},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3401349186897278},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6812023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2185377952","https://openalex.org/W4234171108"],"related_works":["https://openalex.org/W1837570977","https://openalex.org/W1505213511","https://openalex.org/W2662219006","https://openalex.org/W2783265296","https://openalex.org/W2039509524","https://openalex.org/W2938543345","https://openalex.org/W2121364018","https://openalex.org/W2363357763","https://openalex.org/W2305926957","https://openalex.org/W2052583367"],"abstract_inverted_index":{"A":[0],"fully":[1],"customized":[2],"8\u00d78":[3],"bits":[4],"SRAM":[5],"chip,":[6],"based":[7],"on":[8],"Chartered":[9],"0.35":[10],"um":[11],"EEPROM":[12],"CMOS":[13],"technology,":[14],"is":[15,33,39,57,64],"designed":[16],"and":[17,21,36,47,60],"taped-out":[18],"for":[19],"low-power":[20],"low-cost":[22],"electronic":[23],"equipment.":[24],"According":[25],"to":[26],"test":[27],"results,":[28],"when":[29],"the":[30,42,48,51,54],"supply":[31],"voltage":[32],"3.3":[34],"V":[35],"clock":[37],"frequency":[38],"20":[40],"MHz,":[41],"chip":[43],"can":[44],"work":[45],"correctly,":[46],"performance":[49],"reaches":[50],"design":[52],"specifications,":[53],"access":[55],"time":[56],"6.2":[58],"ns":[59],"largest":[61],"power":[62],"consumption":[63],"6.12":[65],"mW.":[66]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}