{"id":"https://openalex.org/W2094159530","doi":"https://doi.org/10.1109/asicon.2013.6812021","title":"Novel operation scheme and technological optimization for 1T bulk capacitor-less DRAM","display_name":"Novel operation scheme and technological optimization for 1T bulk capacitor-less DRAM","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2094159530","doi":"https://doi.org/10.1109/asicon.2013.6812021","mag":"2094159530"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6812021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090097840","display_name":"Hui Li","orcid":"https://orcid.org/0000-0001-7115-1373"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hui Li","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063248853","display_name":"Wei Zhu","orcid":"https://orcid.org/0000-0001-7190-7476"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Zhu","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045035144","display_name":"Ningxi Liu","orcid":"https://orcid.org/0000-0003-0578-0571"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ningxi Liu","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017800435","display_name":"Cunlin Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cunlin Dong","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071976013","display_name":"Chao Meng","orcid":"https://orcid.org/0000-0002-2126-6954"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Meng","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101008265","display_name":"Yinyin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinyin Lin","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, P.R. China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110012128","display_name":"Ryan Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I1311218312","display_name":"Semiconductor Manufacturing International (Italy)","ror":"https://ror.org/03bxq3a59","country_code":"IT","type":"company","lineage":["https://openalex.org/I1311218312","https://openalex.org/I4210142504"]},{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]}],"countries":["CN","IT"],"is_corresponding":false,"raw_author_name":"Ryan Huang","raw_affiliation_strings":["SOC Technology Development Center, Semiconductor Manufacturing International Corp., Shanghai, China","SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China"],"affiliations":[{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp., Shanghai, China","institution_ids":["https://openalex.org/I4210142504"]},{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China","institution_ids":["https://openalex.org/I1311218312"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058926362","display_name":"Qingtian Zou","orcid":"https://orcid.org/0000-0002-1412-4800"},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]},{"id":"https://openalex.org/I1311218312","display_name":"Semiconductor Manufacturing International (Italy)","ror":"https://ror.org/03bxq3a59","country_code":"IT","type":"company","lineage":["https://openalex.org/I1311218312","https://openalex.org/I4210142504"]}],"countries":["CN","IT"],"is_corresponding":false,"raw_author_name":"Qingtian Zou","raw_affiliation_strings":["SOC Technology Development Center, Semiconductor Manufacturing International Corp., Shanghai, China","SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China"],"affiliations":[{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp., Shanghai, China","institution_ids":["https://openalex.org/I4210142504"]},{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China","institution_ids":["https://openalex.org/I1311218312"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103575392","display_name":"Jingang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]},{"id":"https://openalex.org/I1311218312","display_name":"Semiconductor Manufacturing International (Italy)","ror":"https://ror.org/03bxq3a59","country_code":"IT","type":"company","lineage":["https://openalex.org/I1311218312","https://openalex.org/I4210142504"]}],"countries":["CN","IT"],"is_corresponding":false,"raw_author_name":"Jingang Wu","raw_affiliation_strings":["SOC Technology Development Center, Semiconductor Manufacturing International Corp., Shanghai, China","SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China"],"affiliations":[{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp., Shanghai, China","institution_ids":["https://openalex.org/I4210142504"]},{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China","institution_ids":["https://openalex.org/I1311218312"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5090097840"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14403403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8371223211288452},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6844399571418762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5772035121917725},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.535054087638855},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5094457268714905},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.44126054644584656},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43483954668045044},{"id":"https://openalex.org/keywords/process-window","display_name":"Process window","score":0.41522669792175293},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4053259789943695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32465803623199463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32083213329315186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2843940854072571},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15966343879699707},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1300252079963684},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12114861607551575}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8371223211288452},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6844399571418762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5772035121917725},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.535054087638855},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5094457268714905},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.44126054644584656},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43483954668045044},{"id":"https://openalex.org/C2777441419","wikidata":"https://www.wikidata.org/wiki/Q16969460","display_name":"Process window","level":3,"score":0.41522669792175293},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4053259789943695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32465803623199463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32083213329315186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2843940854072571},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15966343879699707},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1300252079963684},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12114861607551575},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6812021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1661368752","https://openalex.org/W2101322181","https://openalex.org/W2122957929","https://openalex.org/W2140977493"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W3148568549","https://openalex.org/W2161286015","https://openalex.org/W1648516568","https://openalex.org/W52283896","https://openalex.org/W361036515","https://openalex.org/W2140607147","https://openalex.org/W4367307989","https://openalex.org/W2020137626","https://openalex.org/W1978220300"],"abstract_inverted_index":{"A":[0,35],"high":[1],"performance":[2],"bulk":[3],"floating":[4],"body":[5],"memory":[6,24],"device":[7,48],"is":[8,44,55,61,76],"demonstrated":[9],"in":[10],"this":[11],"work.":[12],"Experimental":[13],"results":[14],"show":[15],"a":[16,22],"data":[17],"retention":[18],"of":[19,52,71,82],"1.89s":[20],"and":[21,57],"initial":[23],"window":[25],"over":[26],"60\u03bcA@85\u00b0C,":[27],"which":[28],"are":[29],"excellent":[30],"features":[31],"for":[32],"eDRAM":[33],"application.":[34],"novel":[36],"read":[37,74],"method":[38],"based":[39],"on":[40],"parasitic":[41],"BJT":[42],"effect":[43],"introduced":[45],"to":[46,63],"improve":[47],"performance.":[49],"The":[50,68],"impact":[51],"process":[53],"parameters":[54],"investigated":[56],"P":[58],"well":[59],"doping":[60],"found":[62],"be":[64],"the":[65,72,80],"key":[66],"factor.":[67],"scaling":[69],"potential":[70],"proposed":[73],"scheme":[75],"also":[77],"evaluated":[78],"by":[79],"measurement":[81],"devices":[83],"with":[84],"several":[85],"(W/L,":[86],"T":[87],"<sub":[88],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[89],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">ox</sub>":[90],")":[91],"combinations.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}