{"id":"https://openalex.org/W2080338306","doi":"https://doi.org/10.1109/asicon.2013.6812017","title":"New DfT architectures for 3D-SICs with a wireless test port","display_name":"New DfT architectures for 3D-SICs with a wireless test port","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2080338306","doi":"https://doi.org/10.1109/asicon.2013.6812017","mag":"2080338306"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6812017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101865953","display_name":"Yibo He","orcid":"https://orcid.org/0000-0002-6306-0647"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo He","raw_affiliation_strings":["Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","Key lab of Integrated Microsystems, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key lab of Integrated Microsystems, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050097039","display_name":"Xiaole Cui","orcid":"https://orcid.org/0000-0002-3382-3703"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaole Cui","raw_affiliation_strings":["Department of Microelectronics, Peking University, Beijing, China","Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","Key lab of Integrated Microsystems, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key lab of Integrated Microsystems, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004690730","display_name":"Chung-Len Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chung-Len Lee","raw_affiliation_strings":["Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","Key lab of Integrated Microsystems, Peking University Shenzhen Graduate School, 518055, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key lab of Integrated Microsystems, Peking University Shenzhen Graduate School, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048410928","display_name":"Xiaoxin Cui","orcid":"https://orcid.org/0000-0002-0394-8839"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoxin Cui","raw_affiliation_strings":["Department of Microelectronics, Peking University, Beijing, China","Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","[Department of Microelectronics, Peking University, Beijing 100871, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"[Department of Microelectronics, Peking University, Beijing 100871, China]","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102422388","display_name":"Yufeng Jin","orcid":"https://orcid.org/0009-0002-9038-0248"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufeng Jin","raw_affiliation_strings":["Department of Microelectronics, Peking University, Beijing, China","[Department of Microelectronics, Peking University, Beijing 100871, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"[Department of Microelectronics, Peking University, Beijing 100871, China]","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.6952055096626282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6499614715576172},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.6430605053901672},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6331143379211426},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5609665513038635},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46394726634025574},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.42930975556373596},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17958295345306396},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.15445247292518616},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11209562420845032},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1092522144317627},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07643821835517883}],"concepts":[{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.6952055096626282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6499614715576172},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.6430605053901672},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6331143379211426},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5609665513038635},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46394726634025574},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.42930975556373596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17958295345306396},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.15445247292518616},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11209562420845032},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1092522144317627},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07643821835517883},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6812017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6812017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1968286768","https://openalex.org/W1971322722","https://openalex.org/W2002645608","https://openalex.org/W2154133941","https://openalex.org/W3136310872"],"related_works":["https://openalex.org/W2004241287","https://openalex.org/W2380576232","https://openalex.org/W2937054111","https://openalex.org/W2066223521","https://openalex.org/W2058958858","https://openalex.org/W1835805572","https://openalex.org/W2321534397","https://openalex.org/W1977572939","https://openalex.org/W2077601556","https://openalex.org/W373327546"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"two":[3,18,32,62],"Design-for-Test":[4],"(DfT)":[5],"architectures":[6,19,64,81],"for":[7],"three-dimensional":[8],"stacked":[9],"ICs":[10],"(3D-SICs)":[11],"with":[12,95],"a":[13],"wireless":[14,49],"test":[15,22,45,50,53,70,89],"port.":[16],"The":[17],"use":[20],"different":[21],"wrappers":[23],"and":[24,47,67],"TAMs,":[25],"while":[26],"the":[27,39,43,48,61,68,87],"stack":[28],"is":[29,72],"partitioned":[30],"into":[31],"subsets":[33,40],"in":[34],"both":[35,77],"schemes.":[36],"By":[37],"testing":[38],"simultaneously":[41],"using":[42],"wired":[44],"port":[46],"port,":[51],"considerable":[52],"time":[54,71,90],"can":[55,91],"be":[56,92],"saved.":[57],"Optimization":[58],"strategies":[59],"of":[60,76,86,97],"DfT":[63,80],"are":[65],"discussed,":[66],"total":[69,88],"estimated.":[73],"Experimental":[74],"results":[75],"proposed":[78],"optimal":[79],"show":[82],"that":[83,96],"almost":[84],"half":[85],"saved":[93],"comparing":[94],"IEEE":[98],"p1838":[99],"architecture.":[100]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}