{"id":"https://openalex.org/W2041121964","doi":"https://doi.org/10.1109/asicon.2013.6811997","title":"A clocked differential switch logic using floating-gate MOS transistors","display_name":"A clocked differential switch logic using floating-gate MOS transistors","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2041121964","doi":"https://doi.org/10.1109/asicon.2013.6811997","mag":"2041121964"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012868072","display_name":"Guoqiang Hang","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoqiang Hang","raw_affiliation_strings":["School of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, China","School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, China","institution_ids":[]},{"raw_affiliation_string":"School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039804423","display_name":"Yang Yang","orcid":"https://orcid.org/0000-0002-3681-5856"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Yang","raw_affiliation_strings":["School of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, China","School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, China","institution_ids":[]},{"raw_affiliation_string":"School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067203106","display_name":"Peiyi Zhao","orcid":"https://orcid.org/0000-0001-5461-9632"},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peiyi Zhao","raw_affiliation_strings":["School of Computational Science, Chapman University, Orange, CA, USA","School of Computational Science, Chapman University, Orange, CA 92604, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computational Science, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]},{"raw_affiliation_string":"School of Computational Science, Chapman University, Orange, CA 92604, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100740225","display_name":"Xiaohui Hu","orcid":"https://orcid.org/0000-0001-6346-1419"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohui Hu","raw_affiliation_strings":["School of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, China","School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, China","institution_ids":[]},{"raw_affiliation_string":"School of Information and Electrical Engineering,Zhejiang University City College,Hangzhou,310015,China)","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072916702","display_name":"Xiaohu You","orcid":"https://orcid.org/0000-0002-0809-8511"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaohu You","raw_affiliation_strings":["School of Information Science and Engineering, Southeast University, Nanjing, China","School of Information Science and Engineering, Southeast University, Nanjing 210096, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Engineering, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Information Science and Engineering, Southeast University, Nanjing 210096, China#TAB#","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4103,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65242643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.893316924571991},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7401723265647888},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6297683715820312},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6151472330093384},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.6035446524620056},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5715552568435669},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5446876287460327},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5108144283294678},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4771932065486908},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.46484723687171936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3535528779029846},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.26529064774513245},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2446085810661316},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22102540731430054}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.893316924571991},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7401723265647888},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6297683715820312},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6151472330093384},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.6035446524620056},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5715552568435669},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5446876287460327},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5108144283294678},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4771932065486908},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.46484723687171936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3535528779029846},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26529064774513245},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2446085810661316},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22102540731430054},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2077841234","https://openalex.org/W2103367250","https://openalex.org/W2108396794","https://openalex.org/W2114489915","https://openalex.org/W2117956094","https://openalex.org/W2155199871","https://openalex.org/W2156566689","https://openalex.org/W2160142098","https://openalex.org/W2428069241","https://openalex.org/W4248368487"],"related_works":["https://openalex.org/W2186697267","https://openalex.org/W2789662562","https://openalex.org/W4214735176","https://openalex.org/W2601542976","https://openalex.org/W2478796561","https://openalex.org/W2184476805","https://openalex.org/W2168324060","https://openalex.org/W2151687972","https://openalex.org/W2774143721","https://openalex.org/W2619968078"],"abstract_inverted_index":{"A":[0,45],"novel":[1],"differential":[2,39],"dynamic":[3,38],"CMOS":[4,81],"logic":[5,25,33,43,54,68],"using":[6,64,76],"multiple-input":[7,21,52,65],"floating-gate":[8],"MOS(FGMOS)":[9],"transistors":[10],"is":[11,27,60],"proposed.":[12],"In":[13],"this":[14],"circuit":[15],"family,":[16],"a":[17],"pair":[18],"of":[19,49,87],"n-channel":[20,51],"FGMOS":[22,53],"pull":[23],"down":[24],"networks":[26],"used":[28],"to":[29],"replace":[30],"the":[31,36,50,67,85,88],"nMOS":[32],"tree":[34,55,69],"in":[35],"conventional":[37],"cascode":[40],"voltage":[41],"switch":[42],"circuit.":[44],"simple":[46],"synthesis":[47],"technique":[48],"by":[56],"employing":[57],"summation":[58],"signal":[59],"also":[61],"discussed.":[62],"By":[63],"FGMOS,":[66],"can":[70],"be":[71],"significantly":[72],"simplified.":[73],"HSPICE":[74],"simulations":[75],"TSMC":[77],"0.35\u03bcm":[78],"2-ploy":[79],"4-metal":[80],"technology":[82],"have":[83],"verified":[84],"effectiveness":[86],"proposed":[89],"design":[90],"scheme.":[91]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}