{"id":"https://openalex.org/W2037860312","doi":"https://doi.org/10.1109/asicon.2013.6811980","title":"Design of a hybrid reconfigurable coprocessor","display_name":"Design of a hybrid reconfigurable coprocessor","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2037860312","doi":"https://doi.org/10.1109/asicon.2013.6811980","mag":"2037860312"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100388989","display_name":"Xiang Wang","orcid":"https://orcid.org/0000-0001-8799-2644"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]},{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Wang","raw_affiliation_strings":["Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","Institute of VLSI Design, Hefei University Of Technology, 230009, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","institution_ids":["https://openalex.org/I39774598"]},{"raw_affiliation_string":"Institute of VLSI Design, Hefei University Of Technology, 230009, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102769992","display_name":"Zhang Su","orcid":"https://orcid.org/0009-0008-6400-3709"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]},{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Su Zhang","raw_affiliation_strings":["Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","Institute of VLSI Design, Hefei University Of Technology, 230009, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","institution_ids":["https://openalex.org/I39774598"]},{"raw_affiliation_string":"Institute of VLSI Design, Hefei University Of Technology, 230009, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067935874","display_name":"Wei Ni","orcid":"https://orcid.org/0000-0002-1410-8317"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]},{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Ni","raw_affiliation_strings":["Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","Institute of VLSI Design, Hefei University Of Technology, 230009, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","institution_ids":["https://openalex.org/I39774598"]},{"raw_affiliation_string":"Institute of VLSI Design, Hefei University Of Technology, 230009, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100553276","display_name":"Yukun Song","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]},{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yukun Song","raw_affiliation_strings":["Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","Institute of VLSI Design, Hefei University Of Technology, 230009, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Hefei University of Technolozv, Hefei, China","institution_ids":["https://openalex.org/I39774598"]},{"raw_affiliation_string":"Institute of VLSI Design, Hefei University Of Technology, 230009, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057979028","display_name":"Yanhui Yang","orcid":"https://orcid.org/0000-0001-6470-6983"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yanhui Yang","raw_affiliation_strings":["LZeal Information Technology Co., Ltd, Wuxi, China","LZeal Information Technology Co., Ltd, Wuxi, 214072, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LZeal Information Technology Co., Ltd, Wuxi, China","institution_ids":[]},{"raw_affiliation_string":"LZeal Information Technology Co., Ltd, Wuxi, 214072, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113693301","display_name":"Jichun Bu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jichun Bu","raw_affiliation_strings":["LZeal Information Technology Co., Ltd, Wuxi, China","LZeal Information Technology Co., Ltd, Wuxi, 214072, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LZeal Information Technology Co., Ltd, Wuxi, China","institution_ids":[]},{"raw_affiliation_string":"LZeal Information Technology Co., Ltd, Wuxi, 214072, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10758877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.9535005688667297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8255699872970581},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6186918020248413},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5397425889968872},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5344585180282593},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5300495624542236},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5201497673988342},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4977255165576935},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4917019009590149},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4819088280200958},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.4700659215450287},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4550413489341736},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.45376530289649963},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13143491744995117},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09442833065986633},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07036027312278748}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.9535005688667297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8255699872970581},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6186918020248413},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5397425889968872},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5344585180282593},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5300495624542236},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5201497673988342},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4977255165576935},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4917019009590149},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4819088280200958},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.4700659215450287},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4550413489341736},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.45376530289649963},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13143491744995117},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09442833065986633},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07036027312278748},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1577417930","https://openalex.org/W2025787141","https://openalex.org/W2064018809","https://openalex.org/W2154961667","https://openalex.org/W6634702653"],"related_works":["https://openalex.org/W4282938614","https://openalex.org/W2906929912","https://openalex.org/W2099755394","https://openalex.org/W2350686889","https://openalex.org/W1980352715","https://openalex.org/W4256272048","https://openalex.org/W2160342394","https://openalex.org/W2185423317","https://openalex.org/W2090940121","https://openalex.org/W2132729873"],"abstract_inverted_index":{"Reconfigurable":[0],"processors":[1,43],"are":[2],"noticeable":[3],"for":[4],"their":[5],"flexibility":[6],"and":[7,98],"high":[8],"computation":[9,69],"performance.":[10,25],"Combining":[11],"a":[12,17],"general":[13,41,85],"purpose":[14,42,86],"processor":[15],"with":[16,65,125],"reconfigurable":[18,73],"coprocessor":[19,74,102],"can":[20,111],"improve":[21],"the":[22,35,40,57,66,84,95],"overall":[23],"system":[24],"As":[26],"wide":[27],"range":[28],"of":[29,38,68],"algorithms":[30],"have":[31],"appeared":[32],"due":[33],"to":[34,52,93],"increasing":[36,67],"complexity":[37],"applications,":[39],"undertake":[44],"more":[45,53],"serial":[46],"computing":[47],"tasks,":[48],"which":[49,79,110],"also":[50],"leads":[51],"time":[54],"consumption":[55],"during":[56],"task":[58],"switching.":[59],"Meanwhile,":[60],"higher":[61],"bandwidth":[62],"demand":[63],"comes":[64],"efficiency.":[70],"A":[71],"hybrid":[72],"has":[75,90,107,122],"been":[76,91,108,123],"proposed":[77,101,127],"here,":[78],"reduces":[80],"its":[81],"dependence":[82],"on":[83,104],"processor.":[87],"Optimized":[88],"L2-cache":[89],"designed":[92],"enhance":[94],"data":[96],"locality":[97],"reusability.":[99],"The":[100],"based":[103],"an":[105],"FPGA":[106],"implemented":[109],"operate":[112],"at":[113],"100MHz.":[114],"Experimental":[115],"results":[116],"show":[117],"that":[118],"much":[119],"better":[120],"performance":[121],"achieved":[124],"this":[126],"coprocessor.":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}