{"id":"https://openalex.org/W2002530487","doi":"https://doi.org/10.1109/asicon.2013.6811972","title":"VLSI design of fuzzy-decision bit-flipping QC-LDPC decoder","display_name":"VLSI design of fuzzy-decision bit-flipping QC-LDPC decoder","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2002530487","doi":"https://doi.org/10.1109/asicon.2013.6811972","mag":"2002530487"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103215955","display_name":"Wenzhe Zhao","orcid":"https://orcid.org/0009-0009-1517-9422"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenzhe Zhao","raw_affiliation_strings":["Xi'an Jiaotong University, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112516705","display_name":"Minjie Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minjie Lv","raw_affiliation_strings":["Xi'an Jiaotong University, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706029","display_name":"Hongbin Sun","orcid":"https://orcid.org/0000-0003-2153-2906"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbin Sun","raw_affiliation_strings":["Xi'an Jiaotong University, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047405956","display_name":"Nanning Zheng","orcid":"https://orcid.org/0000-0003-1608-8257"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nanning Zheng","raw_affiliation_strings":["Xi'an Jiaotong University, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100378792","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0002-5511-2558"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Rensselaer Polytechnic Institute, NY, USA","Rensselaer Polytechnic Institute, NY USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytechnic Institute, NY USA","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2683,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42235572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7659718990325928},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7645655870437622},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7521129846572876},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.6705870032310486},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.666039764881134},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.5198945999145508},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.43160009384155273},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4225386381149292},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4064825177192688},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38802093267440796},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3596186637878418},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3456348478794098},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33652329444885254},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33092883229255676},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3289240300655365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2390127182006836},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15822020173072815},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09654459357261658},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09644868969917297}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7659718990325928},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7645655870437622},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7521129846572876},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.6705870032310486},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.666039764881134},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.5198945999145508},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.43160009384155273},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4225386381149292},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4064825177192688},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38802093267440796},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3596186637878418},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3456348478794098},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33652329444885254},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33092883229255676},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3289240300655365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2390127182006836},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15822020173072815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09654459357261658},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09644868969917297},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5899999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1553622981","https://openalex.org/W1988955744","https://openalex.org/W2056055289","https://openalex.org/W2108102704","https://openalex.org/W2111412157","https://openalex.org/W2112229728","https://openalex.org/W2114869758","https://openalex.org/W2128765501","https://openalex.org/W2150714271","https://openalex.org/W2171258019","https://openalex.org/W6633130854","https://openalex.org/W6676945749","https://openalex.org/W6676957359"],"related_works":["https://openalex.org/W2903058006","https://openalex.org/W2102374550","https://openalex.org/W2353338231","https://openalex.org/W2035769530","https://openalex.org/W2064674583","https://openalex.org/W4299647765","https://openalex.org/W2388275429","https://openalex.org/W2077272551","https://openalex.org/W1979159634","https://openalex.org/W2785398129"],"abstract_inverted_index":{"In":[0],"MLC":[1],"NAND":[2],"flash":[3],"system,":[4],"the":[5,18,41,54],"hybrid":[6],"hard-decision":[7],"/soft-decision":[8],"LDPC":[9],"decoder":[10,24],"prefers":[11],"a":[12,26,33],"high":[13],"throughput":[14],"bit-flipping":[15,23,36],"decoder.":[16],"Therefore,":[17],"high-efficiency":[19],"silicon":[20,71],"implementation":[21],"of":[22],"becomes":[25],"practically":[27],"relevant":[28],"topic.":[29],"This":[30],"paper":[31],"presents":[32],"so-called":[34],"fuzzy-decision":[35],"decoding":[37,63],"algorithm":[38],"to":[39],"reduce":[40,67],"hardware":[42],"consumption":[43],"and":[44,49,65],"average":[45],"iteration":[46],"numbers.":[47],"Simulations":[48],"VLSI":[50],"design":[51,56],"show":[52],"that":[53],"proposed":[55],"solution":[57],"can":[58],"improve":[59],"upto":[60,68],"10%":[61],"higher":[62],"throughput,":[64],"meanwhile":[66],"40%":[69],"less":[70],"cost,":[72],"without":[73],"performance":[74],"reducing.":[75]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}