{"id":"https://openalex.org/W2011506949","doi":"https://doi.org/10.1109/asicon.2013.6811970","title":"A 2Mb ReRAM with two bits error correction codes circuit for high reliability application","display_name":"A 2Mb ReRAM with two bits error correction codes circuit for high reliability application","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2011506949","doi":"https://doi.org/10.1109/asicon.2013.6811970","mag":"2011506949"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100972382","display_name":"Jianguo Yang","orcid":"https://orcid.org/0000-0001-9208-1036"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087291851","display_name":"Ying Shirley Meng","orcid":"https://orcid.org/0000-0001-8936-8845"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ying Meng","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000667648","display_name":"Rongqin Huang","orcid":"https://orcid.org/0000-0002-1126-4226"},"institutions":[{"id":"https://openalex.org/I1311218312","display_name":"Semiconductor Manufacturing International (Italy)","ror":"https://ror.org/03bxq3a59","country_code":"IT","type":"company","lineage":["https://openalex.org/I1311218312","https://openalex.org/I4210142504"]},{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]}],"countries":["CN","IT"],"is_corresponding":false,"raw_author_name":"R. Huang","raw_affiliation_strings":["Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai","SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China"],"affiliations":[{"raw_affiliation_string":"Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai","institution_ids":["https://openalex.org/I4210142504"]},{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China","institution_ids":["https://openalex.org/I1311218312"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021875971","display_name":"Q. T. Zhou","orcid":"https://orcid.org/0009-0003-2187-0830"},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]},{"id":"https://openalex.org/I1311218312","display_name":"Semiconductor Manufacturing International (Italy)","ror":"https://ror.org/03bxq3a59","country_code":"IT","type":"company","lineage":["https://openalex.org/I1311218312","https://openalex.org/I4210142504"]}],"countries":["CN","IT"],"is_corresponding":false,"raw_author_name":"Q. T. Zhou","raw_affiliation_strings":["Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai","SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China"],"affiliations":[{"raw_affiliation_string":"Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai","institution_ids":["https://openalex.org/I4210142504"]},{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China","institution_ids":["https://openalex.org/I1311218312"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066702946","display_name":"Jin Wu","orcid":"https://orcid.org/0000-0002-1833-3538"},"institutions":[{"id":"https://openalex.org/I4210142504","display_name":"Semiconductor Manufacturing International (China)","ror":"https://ror.org/03tf9y485","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142504"]},{"id":"https://openalex.org/I1311218312","display_name":"Semiconductor Manufacturing International (Italy)","ror":"https://ror.org/03bxq3a59","country_code":"IT","type":"company","lineage":["https://openalex.org/I1311218312","https://openalex.org/I4210142504"]}],"countries":["CN","IT"],"is_corresponding":false,"raw_author_name":"J. G. Wu","raw_affiliation_strings":["Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai","SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China"],"affiliations":[{"raw_affiliation_string":"Semiconductor Manufacturing International Corp, SOC Technology Development Center, Shanghai","institution_ids":["https://openalex.org/I4210142504"]},{"raw_affiliation_string":"SOC Technology Development Center, Semiconductor Manufacturing International Corp, Shanghai, 201203, China","institution_ids":["https://openalex.org/I1311218312"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100512230","display_name":"Yinyin Lin","orcid":"https://orcid.org/0009-0000-0499-0601"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinyin Lin","raw_affiliation_strings":["ASIC and System State Key Lab, Fudan University, Shanghai, China","ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Lab, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"ASIC and System State Key Lab,Fudan University,Shanghai 201203,China )","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100972382"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59136711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.934899091720581},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.709938108921051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6429749131202698},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5741145014762878},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5257269144058228},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5246644020080566},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5074936747550964},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4790117144584656},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44791659712791443},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4475180506706238},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4329444468021393},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36962324380874634},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3243267238140106},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3113679885864258},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19767320156097412},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17238181829452515},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09641450643539429},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09595325589179993},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07244840264320374}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.934899091720581},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.709938108921051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6429749131202698},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5741145014762878},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5257269144058228},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5246644020080566},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5074936747550964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4790117144584656},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44791659712791443},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4475180506706238},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4329444468021393},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36962324380874634},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3243267238140106},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3113679885864258},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19767320156097412},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17238181829452515},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09641450643539429},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09595325589179993},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07244840264320374},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W646173351","https://openalex.org/W1983626370","https://openalex.org/W2007300900","https://openalex.org/W2013055927","https://openalex.org/W2051736202","https://openalex.org/W2147088039","https://openalex.org/W2168133003"],"related_works":["https://openalex.org/W4385624938","https://openalex.org/W1949239239","https://openalex.org/W2043393912","https://openalex.org/W1968537616","https://openalex.org/W4232117715","https://openalex.org/W2142941833","https://openalex.org/W2797624900","https://openalex.org/W4385501094","https://openalex.org/W2270025014","https://openalex.org/W1992102083"],"abstract_inverted_index":{"A":[0],"2-Mb":[1,28],"resistive":[2],"random":[3],"access":[4],"memory":[5,38],"(ReRAM)":[6],"is":[7,58,77,98],"demonstrated":[8],"in":[9],"0.13-um":[10],"CMOS":[11],"logic":[12],"process.":[13],"The":[14,27],"paper":[15],"describes":[16],"the":[17,37,83],"cell,":[18],"chip":[19,30],"architecture,":[20],"and":[21,40,47,64,79,85],"circuit":[22,33,57,97],"techniques":[23],"to":[24,35],"ReRAM":[25,29],"design;":[26],"features":[31],"three":[32],"technologies":[34],"improve":[36],"yield":[39,84,101],"performance:":[41],"1)":[42],"for":[43,73,81,87,100],"a":[44,50,67,91],"better":[45],"endurance":[46],"resistance":[48],"distribution":[49],"ramped":[51],"current":[52],"pulse":[53],"write":[54],"driver":[55],"(RCPWD)":[56],"designed,":[59,78],"2)":[60],"considering":[61],"process":[62],"variation":[63],"verify":[65],"used,":[66],"programmable":[68],"reference":[69],"sense":[70],"amplifier":[71],"(PRSA)":[72],"stable":[74],"read":[75],"operation":[76],"3)":[80],"improving":[82],"reliability":[86,105],"some":[88],"special":[89],"application,":[90],"double":[92],"error":[93],"correction":[94],"codes":[95],"(DEC)":[96],"introduced":[99],"requirement":[102],"of":[103],"high":[104],"applications.":[106]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}