{"id":"https://openalex.org/W2056204477","doi":"https://doi.org/10.1109/asicon.2013.6811938","title":"Interconnection allocation between functional units and registers in High-Level Synthesis","display_name":"Interconnection allocation between functional units and registers in High-Level Synthesis","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2056204477","doi":"https://doi.org/10.1109/asicon.2013.6811938","mag":"2056204477"},"language":"en","primary_location":{"id":"doi:10.1109/asicon.2013.6811938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053022655","display_name":"Cong Hao","orcid":"https://orcid.org/0000-0002-2541-8767"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]},{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN","JP"],"is_corresponding":true,"raw_author_name":"Cong Hao","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Japan","Dept. Computer Science, Shanghai Jiaotong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. Computer Science, Shanghai Jiaotong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100332693","display_name":"Nan Wang","orcid":"https://orcid.org/0000-0001-5256-4551"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nan Wang","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Japan","Graduate School of IPS, Waseda University, Hibikino 2-7, Wakamatsu-ku, Kitakyushu, 808-0135, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Hibikino 2-7, Wakamatsu-ku, Kitakyushu, 808-0135, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100423614","display_name":"Song Chen","orcid":"https://orcid.org/0000-0003-0341-3428"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Chen","raw_affiliation_strings":["Dept. 23, University of Science and Technology of China, Hefei, China","Dept. 23, University of Science and Technology of China, Hefei, 230026, China"],"affiliations":[{"raw_affiliation_string":"Dept. 23, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"Dept. 23, University of Science and Technology of China, Hefei, 230026, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101886411","display_name":"Takeshi Yoshimura","orcid":"https://orcid.org/0000-0002-7147-4225"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Yoshimura","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Japan","Graduate School of IPS, Waseda University, Hibikino 2-7, Wakamatsu-ku, Kitakyushu, 808-0135, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Hibikino 2-7, Wakamatsu-ku, Kitakyushu, 808-0135, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102938931","display_name":"Min\u2010You Wu","orcid":"https://orcid.org/0000-0001-6221-5558"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min-You Wu","raw_affiliation_strings":["Dept. Computer Science, Shanghai Jiaotong University, Shanghai, China","Dept. Computer Science, Shanghai Jiaotong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Science, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Dept. Computer Science, Shanghai Jiaotong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053022655"],"corresponding_institution_ids":["https://openalex.org/I150744194","https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.3625,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65833377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"80","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7214920520782471},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6828354597091675},{"id":"https://openalex.org/keywords/bipartite-graph","display_name":"Bipartite graph","score":0.6383261680603027},{"id":"https://openalex.org/keywords/vertex-cover","display_name":"Vertex cover","score":0.6314711570739746},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5898686647415161},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5501723885536194},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5225555300712585},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5176756381988525},{"id":"https://openalex.org/keywords/partition-problem","display_name":"Partition problem","score":0.4817926287651062},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45624983310699463},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4185495376586914},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34958434104919434},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.3470725417137146},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32330209016799927},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2638853192329407},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2376459240913391},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18632355332374573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14004841446876526},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1381841003894806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11493092775344849}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7214920520782471},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6828354597091675},{"id":"https://openalex.org/C197657726","wikidata":"https://www.wikidata.org/wiki/Q174733","display_name":"Bipartite graph","level":3,"score":0.6383261680603027},{"id":"https://openalex.org/C40687702","wikidata":"https://www.wikidata.org/wiki/Q11515519","display_name":"Vertex cover","level":3,"score":0.6314711570739746},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5898686647415161},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5501723885536194},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5225555300712585},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5176756381988525},{"id":"https://openalex.org/C35995877","wikidata":"https://www.wikidata.org/wiki/Q1065968","display_name":"Partition problem","level":3,"score":0.4817926287651062},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45624983310699463},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4185495376586914},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34958434104919434},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.3470725417137146},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32330209016799927},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2638853192329407},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2376459240913391},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18632355332374573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14004841446876526},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1381841003894806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11493092775344849},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon.2013.6811938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon.2013.6811938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th International Conference on ASIC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W621657636","https://openalex.org/W1996987374","https://openalex.org/W2093332051","https://openalex.org/W2098476852","https://openalex.org/W2099676922","https://openalex.org/W2120765732","https://openalex.org/W2167407365","https://openalex.org/W2167848093","https://openalex.org/W3141234154","https://openalex.org/W4248172602"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W4242128654","https://openalex.org/W2152549830","https://openalex.org/W1993744883","https://openalex.org/W9203110","https://openalex.org/W2379188955","https://openalex.org/W2757966824","https://openalex.org/W2391237956","https://openalex.org/W2473633166","https://openalex.org/W2172398637"],"abstract_inverted_index":{"Data":[0],"path":[1],"connection":[2],"elements":[3],"usually":[4],"consume":[5],"a":[6,15,89,96],"significant":[7],"amount":[8],"of":[9,74],"both":[10],"power":[11,42],"and":[12,32,44,99,103,134],"area":[13,45],"on":[14,23],"VLSI":[16],"chip.":[17],"In":[18],"this":[19],"paper,":[20],"we":[21],"focus":[22],"the":[24,50,56,59,69,75,80,101,110,116,141],"interconnection":[25,40,48,76],"allocation":[26],"problem":[27,83,93],"conducted":[28],"after":[29],"operation":[30],"scheduling":[31],"binding":[33],"in":[34,72],"High-Level":[35],"Synthesis,":[36],"aimed":[37],"at":[38],"minimum":[39],"complexity,":[41],"consumption":[43],"cost.":[46],"During":[47],"allocation,":[49],"port":[51,81],"assignment":[52,82],"step,":[53],"that":[54,123],"connects":[55],"registers":[57],"to":[58,68,107,129],"operator":[60],"ports":[61],"through":[62],"multiplexers":[63],"(MUXes),":[64],"is":[65,127],"extraordinarily":[66],"crucial":[67],"final":[70],"result":[71],"terms":[73],"complexity.":[77],"We":[78],"formulate":[79],"for":[84],"binary":[85],"commutative":[86],"operators":[87],"as":[88],"bipartite":[90],"graph":[91,117],"partition":[92,111],"followed":[94],"by":[95,112],"vertex":[97],"cover,":[98],"adopt":[100],"Fiduccia":[102],"Mattheyses":[104],"(FM)":[105],"Algorithm":[106],"iteratively":[108],"improve":[109],"moving":[113],"or":[114],"swapping":[115],"vertices.":[118],"The":[119],"experimental":[120],"results":[121],"show":[122],"our":[124],"proposed":[125],"algorithm":[126],"able":[128],"achieve":[130],"35.9%":[131],"optimality":[132],"increasing":[133],"33.1%":[135],"execution":[136],"time":[137],"reduction":[138],"compared":[139],"with":[140],"previous":[142],"works.":[143]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}